###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:46:18 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -post_cts
###############################################################
Path 1: MET (1.935 ns) Clock Gating Setup Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.654 (P)          0.783 (P)
          Arrival:=          9.727              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.727
     Launch Clock:-          4.973
        Data Path:-          2.819
            Slack:=          1.935
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000       -    4.190  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.376       -    4.566  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.102   0.168       -    4.733  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.158   0.240       -    4.973  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.273   0.358   2.460    7.791  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.236   0.003       -    7.791  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000      -    9.073  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.515      -    9.588  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.102   0.139      -    9.727  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A    -      A       R     AND2X4         41  0.164   0.019      -    9.727  
#-----------------------------------------------------------------------------------------------------------------------------
Path 2: MET (2.147 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.650 (P)          0.783 (P)
          Arrival:=          9.723              4.973
 
Clock Gating Setup:-         0.000
    Required Time:=          9.723
     Launch Clock:-          4.973
        Data Path:-          2.603
            Slack:=          2.147
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000       -    4.190  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.376       -    4.566  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.102   0.168       -    4.733  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.158   0.239       -    4.973  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.273   0.349   2.254    7.576  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B      -      B       F     AND2X4          1  0.224   0.003       -    7.576  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000      -    9.073  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.515      -    9.588  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.102   0.135      -    9.723  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A    -      A       R     AND2X4         41  0.163   0.015      -    9.723  
#-----------------------------------------------------------------------------------------------------------------------------
Path 3: MET (2.202 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.655 (P)          0.782 (P)
          Arrival:=          9.728              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.728
     Launch Clock:-          4.972
        Data Path:-          2.555
            Slack:=          2.202
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                   (ns)    (ns)   Given     (ns)  
#                                                                                                                     To           
#                                                                                                                  Start           
#                                                                                                                  Point           
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000       -    4.190  
  clock                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.376       -    4.566  
  clock_I                                                  -      -       -     (net)           3      -       -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.102   0.168       -    4.733  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.158   0.239       -    4.972  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.273   0.356   2.198    7.526  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B      -      B       F     AND2X4          1  0.233   0.003       -    7.526  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                                  To           
#                                                                                                               Start           
#                                                                                                               Point           
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000      -    9.073  
  clock                                                  -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.515      -    9.588  
  clock_I                                                -      -       -     (net)           3      -       -      -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.102   0.140      -    9.728  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -      -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A    -      A       R     AND2X4         41  0.165   0.020      -    9.728  
#-----------------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.092 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.661 (P)          0.820 (P)
          Arrival:=          9.734              5.010
 
Clock Gating Setup:-         0.000
    Required Time:=          9.734
     Launch Clock:-          5.010
        Data Path:-          0.632
            Slack:=          4.092
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.010  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.632    5.642  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.680   0.008    5.642  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         41  0.166   0.026    9.734  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.107 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.668 (P)          0.820 (P)
          Arrival:=          9.741              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          5.009
        Data Path:-          0.624
            Slack:=          4.107
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.624    5.634  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.666   0.008    5.634  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.153    9.741  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         41  0.167   0.033    9.741  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (4.110 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.668 (P)          0.820 (P)
          Arrival:=          9.741              5.010
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          5.010
        Data Path:-          0.621
            Slack:=          4.110
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.010  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.621    5.631  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.659   0.008    5.631  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.153    9.741  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         41  0.167   0.033    9.741  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (4.116 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.820 (P)
          Arrival:=          9.719              5.010
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          5.010
        Data Path:-          0.593
            Slack:=          4.116
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.010  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.593    5.603  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.608   0.007    5.603  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.719  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (4.117 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.664 (P)          0.820 (P)
          Arrival:=          9.737              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.737
     Launch Clock:-          5.009
        Data Path:-          0.611
            Slack:=          4.117
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.611    5.620  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.641   0.008    5.620  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.150    9.737  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         41  0.167   0.030    9.737  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (4.138 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.669 (P)          0.820 (P)
          Arrival:=          9.742              5.010
 
Clock Gating Setup:-         0.000
    Required Time:=          9.742
     Launch Clock:-          5.010
        Data Path:-          0.594
            Slack:=          4.138
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.010  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.594    5.604  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.610   0.007    5.604  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.154    9.742  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         41  0.167   0.034    9.742  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (4.140 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.669 (P)          0.819 (P)
          Arrival:=          9.742              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.742
     Launch Clock:-          5.009
        Data Path:-          0.593
            Slack:=          4.140
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.593    5.601  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.606   0.006    5.601  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.154    9.742  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         41  0.167   0.034    9.742  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (4.142 ns) Clock Gating Setup Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.516 (P)          0.778 (P)
          Arrival:=          9.589              4.967
 
Clock Gating Setup:-         0.000
    Required Time:=          9.589
     Launch Clock:-          4.967
        Data Path:-          0.480
            Slack:=          4.142
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.234    4.967  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.273   0.480    5.447  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B      -      B       R     AND2X4          1  0.410   0.003    5.447  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A  -      A       R     AND2X4          3  0.102   0.031    9.589  
#---------------------------------------------------------------------------------------------------------------------
Path 12: MET (4.145 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.669 (P)          0.819 (P)
          Arrival:=          9.741              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          5.009
        Data Path:-          0.587
            Slack:=          4.145
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.587    5.596  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.596   0.007    5.596  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.154    9.741  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         41  0.167   0.034    9.741  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (4.147 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.661 (P)          0.785 (P)
          Arrival:=          9.734              4.975
 
Clock Gating Setup:-         0.000
    Required Time:=          9.734
     Launch Clock:-          4.975
        Data Path:-          0.612
            Slack:=          4.147
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX8           60  0.158   0.242    4.975  
  minimips_core_instance/CTS_388                                  -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.273   0.612    5.587  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B       R     AND2X4          1  0.655   0.008    5.587  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.146    9.734  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X4         41  0.166   0.026    9.734  
#---------------------------------------------------------------------------------------------------------------------------
Path 14: MET (4.149 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.668 (P)          0.819 (P)
          Arrival:=          9.741              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          5.008
        Data Path:-          0.584
            Slack:=          4.149
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.584    5.593  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.591   0.006    5.593  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.154    9.741  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         41  0.167   0.034    9.741  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (4.150 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.785 (P)
          Arrival:=          9.718              4.975
 
Clock Gating Setup:-         0.000
    Required Time:=          9.718
     Launch Clock:-          4.975
        Data Path:-          0.593
            Slack:=          4.150
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX8           60  0.158   0.242    4.975  
  minimips_core_instance/CTS_388                                  -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.273   0.593    5.568  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B       R     AND2X4          1  0.621   0.008    5.568  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.718  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.718  
#---------------------------------------------------------------------------------------------------------------------------
Path 16: MET (4.151 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.819 (P)
          Arrival:=          9.719              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          5.009
        Data Path:-          0.559
            Slack:=          4.151
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.559    5.568  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.545   0.006    5.568  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.719  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (4.151 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.820 (P)
          Arrival:=          9.718              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.718
     Launch Clock:-          5.009
        Data Path:-          0.558
            Slack:=          4.151
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.558    5.568  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.544   0.006    5.568  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.131    9.718  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.718  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (4.151 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.663 (P)          0.818 (P)
          Arrival:=          9.736              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.736
     Launch Clock:-          5.008
        Data Path:-          0.577
            Slack:=          4.151
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.577    5.585  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.578   0.007    5.585  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.148    9.736  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         41  0.167   0.028    9.736  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (4.153 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.819 (P)
          Arrival:=          9.719              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          5.009
        Data Path:-          0.557
            Slack:=          4.153
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.557    5.566  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.541   0.006    5.566  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.719  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (4.155 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.668 (P)          0.819 (P)
          Arrival:=          9.741              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          5.008
        Data Path:-          0.578
            Slack:=          4.155
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.578    5.586  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.580   0.006    5.586  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.153    9.741  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         41  0.167   0.033    9.741  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (4.159 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.647 (P)          0.820 (P)
          Arrival:=          9.720              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.720
     Launch Clock:-          5.009
        Data Path:-          0.552
            Slack:=          4.159
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.552    5.561  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.532   0.006    5.561  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.132    9.720  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         41  0.161   0.012    9.720  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (4.162 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.670 (P)          0.820 (P)
          Arrival:=          9.743              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.743
     Launch Clock:-          5.009
        Data Path:-          0.572
            Slack:=          4.162
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.272    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.572    5.581  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.569   0.006    5.581  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.155    9.743  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         41  0.167   0.035    9.743  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (4.182 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.643 (P)          0.819 (P)
          Arrival:=          9.716              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.716
     Launch Clock:-          5.008
        Data Path:-          0.525
            Slack:=          4.182
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.525    5.534  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.483   0.004    5.534  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.128    9.716  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         41  0.159   0.008    9.716  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (4.183 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.663 (P)          0.817 (P)
          Arrival:=          9.736              5.007
 
Clock Gating Setup:-         0.000
    Required Time:=          9.736
     Launch Clock:-          5.007
        Data Path:-          0.545
            Slack:=          4.183
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.269    5.007  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.545    5.552  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.520   0.005    5.552  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.148    9.736  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         41  0.167   0.028    9.736  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (4.202 ns) Clock Gating Setup Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.516 (P)          0.779 (P)
          Arrival:=          9.589              4.969
 
Clock Gating Setup:-         0.000
    Required Time:=          9.589
     Launch Clock:-          4.969
        Data Path:-          0.418
            Slack:=          4.202
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q    -      A->Q    F     BUX8           60  0.158   0.236    4.969  
  minimips_core_instance/CTS_388                           -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.273   0.417    5.387  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B      -      B       F     AND2X4          1  0.171   0.001    5.387  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X4          3  0.102   0.031    9.589  
#--------------------------------------------------------------------------------------------------------------------
Path 26: MET (4.207 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.643 (P)          0.819 (P)
          Arrival:=          9.716              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.716
     Launch Clock:-          5.009
        Data Path:-          0.500
            Slack:=          4.207
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.009  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.500    5.509  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.438   0.003    5.509  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.128    9.716  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         41  0.159   0.008    9.716  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (4.213 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.814 (P)
          Arrival:=          9.719              5.003
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          5.003
        Data Path:-          0.502
            Slack:=          4.213
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.266    5.003  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.502    5.506  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.443   0.004    5.506  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.719  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (4.219 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.647 (P)          0.818 (P)
          Arrival:=          9.720              5.007
 
Clock Gating Setup:-         0.000
    Required Time:=          9.720
     Launch Clock:-          5.007
        Data Path:-          0.494
            Slack:=          4.219
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.270    5.007  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.494    5.502  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.428   0.004    5.502  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.132    9.720  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         41  0.161   0.012    9.720  
#-----------------------------------------------------------------------------------------------------------------------
Path 29: MET (4.221 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.667 (P)          0.815 (P)
          Arrival:=          9.740              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.740
     Launch Clock:-          5.004
        Data Path:-          0.515
            Slack:=          4.221
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.267    5.004  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.515    5.519  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.464   0.004    5.519  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.152    9.740  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         41  0.167   0.032    9.740  
#-----------------------------------------------------------------------------------------------------------------------
Path 30: MET (4.230 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.672 (P)          0.819 (P)
          Arrival:=          9.745              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=          9.745
     Launch Clock:-          5.009
        Data Path:-          0.506
            Slack:=          4.230
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q      -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                             -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q      -      A->Q    F     BUX6           50  0.158   0.271    5.009  
  minimips_core_instance/CTS_387                             -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.506    5.515  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B      -      B       R     AND2X4          1  0.448   0.003    5.515  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q  -      A->Q    R     BUX12          41  0.102   0.157    9.745  
  minimips_core_instance/CTS_389                         -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X4         41  0.167   0.037    9.745  
#----------------------------------------------------------------------------------------------------------------------
Path 31: MET (4.231 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.668 (P)          0.814 (P)
          Arrival:=          9.741              5.003
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          5.003
        Data Path:-          0.507
            Slack:=          4.231
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.266    5.003  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.507    5.510  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.450   0.004    5.510  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.154    9.741  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         41  0.167   0.034    9.741  
#-----------------------------------------------------------------------------------------------------------------------
Path 32: MET (4.234 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.643 (P)          0.818 (P)
          Arrival:=          9.716              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.716
     Launch Clock:-          5.008
        Data Path:-          0.474
            Slack:=          4.234
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.270    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.305   0.474    5.482  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X4          1  0.231   0.003    5.482  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.128    9.716  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         41  0.159   0.008    9.716  
#-----------------------------------------------------------------------------------------------------------------------
Path 33: MET (4.235 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.643 (P)          0.817 (P)
          Arrival:=          9.716              5.007
 
Clock Gating Setup:-         0.000
    Required Time:=          9.716
     Launch Clock:-          5.007
        Data Path:-          0.474
            Slack:=          4.235
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.269    5.007  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.305   0.474    5.481  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X4          1  0.230   0.003    5.481  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.128    9.716  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         41  0.159   0.008    9.716  
#-----------------------------------------------------------------------------------------------------------------------
Path 34: MET (4.241 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.643 (P)          0.817 (P)
          Arrival:=          9.716              5.007
 
Clock Gating Setup:-         0.000
    Required Time:=          9.716
     Launch Clock:-          5.007
        Data Path:-          0.468
            Slack:=          4.241
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.269    5.007  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.305   0.468    5.475  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B      -      B       F     AND2X4          1  0.223   0.002    5.475  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.128    9.716  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         41  0.159   0.008    9.716  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (4.247 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.672 (P)          0.818 (P)
          Arrival:=          9.745              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.745
     Launch Clock:-          5.008
        Data Path:-          0.490
            Slack:=          4.247
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.490    5.498  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X4          1  0.420   0.003    5.498  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.157    9.745  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         41  0.167   0.037    9.745  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (4.248 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.643 (P)          0.814 (P)
          Arrival:=          9.716              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.716
     Launch Clock:-          5.004
        Data Path:-          0.464
            Slack:=          4.248
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.267    5.004  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.305   0.464    5.468  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X4          1  0.218   0.002    5.468  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.128    9.716  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         41  0.159   0.008    9.716  
#-----------------------------------------------------------------------------------------------------------------------
Path 37: MET (4.248 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.671 (P)          0.814 (P)
          Arrival:=          9.744              5.004
 
Clock Gating Setup:-         0.000
    Required Time:=          9.744
     Launch Clock:-          5.004
        Data Path:-          0.492
            Slack:=          4.248
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.266    5.004  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.305   0.492    5.495  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.419   0.003    5.495  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.156    9.744  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         41  0.167   0.036    9.744  
#-----------------------------------------------------------------------------------------------------------------------
Path 38: MET (4.261 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.657 (P)          0.803 (P)
          Arrival:=          9.730              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.730
     Launch Clock:-          4.992
        Data Path:-          0.477
            Slack:=          4.261
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q         -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                                -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q         -      A->Q    F     BUX6           50  0.158   0.255    4.992  
  minimips_core_instance/CTS_387                                -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.303   0.477    5.469  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B      -      B       F     AND2X4          1  0.235   0.003    5.469  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    R     BUX12          41  0.102   0.142    9.730  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X4         41  0.165   0.022    9.730  
#-------------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.261 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.672 (P)          0.818 (P)
          Arrival:=          9.745              5.008
 
Clock Gating Setup:-         0.000
    Required Time:=          9.745
     Launch Clock:-          5.008
        Data Path:-          0.476
            Slack:=          4.261
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q       -      A->Q    F     BUX6           50  0.158   0.271    5.008  
  minimips_core_instance/CTS_387                              -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.305   0.476    5.484  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B      -      B       F     AND2X4          1  0.237   0.003    5.484  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.157    9.745  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         41  0.167   0.037    9.745  
#-----------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.280 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.668 (P)          0.803 (P)
          Arrival:=          9.741              4.992
 
Clock Gating Setup:-         0.000
    Required Time:=          9.741
     Launch Clock:-          4.992
        Data Path:-          0.469
            Slack:=          4.280
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                       -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q         -      A->Q    F     BUX12          41  0.102   0.172    4.737  
  minimips_core_instance/CTS_389                                -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q         -      A->Q    F     BUX6           50  0.158   0.255    4.992  
  minimips_core_instance/CTS_387                                -      -       -     (net)          50      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.303   0.469    5.461  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B      -      B       F     AND2X4          1  0.225   0.003    5.461  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    R     BUX12          41  0.102   0.153    9.741  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A  -      A       R     AND2X4         41  0.167   0.033    9.741  
#-------------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.302 ns) Clock Gating Setup Check with Pin minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.927             -0.810
      Net Latency:+          0.646 (P)          0.782 (P)
          Arrival:=          9.719              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          4.972
        Data Path:-          0.445
            Slack:=          4.302
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q           -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                                  -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q           -      A->Q    F     BUX8           60  0.158   0.238    4.972  
  minimips_core_instance/CTS_388                                  -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.273   0.445    5.417  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X4          1  0.204   0.002    5.417  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X4         41  0.160   0.011    9.719  
#---------------------------------------------------------------------------------------------------------------------------

