Analysis & Synthesis report for ahf_RISC521_brdRDY
Sat Dec 10 18:47:25 2016
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_8ja1:auto_generated
 16. Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
 17. Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated
 18. Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated
 19. Parameter Settings for User Entity Instance: ahf_mainpll:b2v_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1
 21. Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam"
 28. Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"
 29. Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom"
 30. Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 10 18:47:24 2016       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; ahf_RISC521_brdRDY                          ;
; Top-level Entity Name              ; ahf_RISC521_brdRDY                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,101                                       ;
;     Total combinational functions  ; 4,035                                       ;
;     Dedicated logic registers      ; 798                                         ;
; Total registers                    ; 798                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,256                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; ahf_RISC521_brdRDY ; ahf_RISC521_brdRDY ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------+---------+
; rom1Lab11p3v19.mif               ; yes             ; User Memory Initialization File  ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/rom1Lab11p3v19.mif      ;         ;
; ram1Lab11v4.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ram1Lab11v4.mif         ;         ;
; ahf_RISC521_brdRDY.v             ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_brdRDY.v    ;         ;
; ahf_mainpll.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_mainpll.v           ;         ;
; ahf_ram1.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_ram1.v              ;         ;
; ahf_rom1.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_rom1.v              ;         ;
; ahf_cache_v.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cache_v.v           ;         ;
; ahf_RISC521_v.v                  ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v         ;         ;
; ahf_crom_v.v                     ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v            ;         ;
; ahf_cram_v.v                     ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cram_v.v            ;         ;
; ahf_8to3_enc.v                   ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_8to3_enc.v          ;         ;
; ahf_2to1Mux_v.v                  ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_2to1Mux_v.v         ;         ;
; ahf_CAM_v.v                      ; yes             ; User Verilog HDL File            ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                  ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc           ;         ;
; db/ahf_mainpll_altpll.v          ; yes             ; Auto-Generated Megafunction      ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/ahf_mainpll_altpll.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_8ja1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/altsyncram_8ja1.tdf  ;         ;
; db/altsyncram_h6g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/altsyncram_h6g1.tdf  ;         ;
; db/altsyncram_hki1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/altsyncram_hki1.tdf  ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,101                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 4035                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 2871                                                                                            ;
;     -- 3 input functions                    ; 561                                                                                             ;
;     -- <=2 input functions                  ; 603                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 3938                                                                                            ;
;     -- arithmetic mode                      ; 97                                                                                              ;
;                                             ;                                                                                                 ;
; Total registers                             ; 798                                                                                             ;
;     -- Dedicated logic registers            ; 798                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 15                                                                                              ;
; Total memory bits                           ; 32256                                                                                           ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; ahf_mainpll:b2v_inst|altpll:altpll_component|ahf_mainpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 855                                                                                             ;
; Total fan-out                               ; 17508                                                                                           ;
; Average fan-out                             ; 3.56                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |ahf_RISC521_brdRDY                             ; 4035 (0)            ; 798 (0)                   ; 32256       ; 0            ; 0       ; 0         ; 15   ; 0            ; |ahf_RISC521_brdRDY                                                                                                                                        ; ahf_RISC521_brdRDY ; work         ;
;    |ahf4722_RISC521_v:b2v_inst1|                ; 4035 (3539)         ; 798 (691)                 ; 32256       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1                                                                                                            ; ahf4722_RISC521_v  ; work         ;
;       |ahf_cram_v:my_cram|                      ; 300 (133)           ; 65 (65)                   ; 16128       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram                                                                                         ; ahf_cram_v         ; work         ;
;          |ahf_2to1Mux_v:my_mux|                 ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_2to1Mux_v:my_mux                                                                    ; ahf_2to1Mux_v      ; work         ;
;          |ahf_8to3_enc:my_enc|                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_8to3_enc:my_enc                                                                     ; ahf_8to3_enc       ; work         ;
;          |ahf_CAM_v:my_cam|                     ; 144 (144)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam                                                                        ; ahf_CAM_v          ; work         ;
;          |ahf_cache_v:my_rom_cache|             ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache                                                                ; ahf_cache_v        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;                |altsyncram_h6g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated ; altsyncram_h6g1    ; work         ;
;          |ahf_ram1:my_ram|                      ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram                                                                         ; ahf_ram1           ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                |altsyncram_hki1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated          ; altsyncram_hki1    ; work         ;
;       |ahf_crom_v:my_crom|                      ; 196 (51)            ; 42 (42)                   ; 16128       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom                                                                                         ; ahf_crom_v         ; work         ;
;          |ahf_8to3_enc:my_enc|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc                                                                     ; ahf_8to3_enc       ; work         ;
;          |ahf_CAM_v:my_cam|                     ; 144 (144)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam                                                                        ; ahf_CAM_v          ; work         ;
;          |ahf_cache_v:my_rom_cache|             ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache                                                                ; ahf_cache_v        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;                |altsyncram_h6g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated ; altsyncram_h6g1    ; work         ;
;          |ahf_rom1:my_rom|                      ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom                                                                         ; ahf_rom1           ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component                                         ; altsyncram         ; work         ;
;                |altsyncram_8ja1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_8ja1:auto_generated          ; altsyncram_8ja1    ; work         ;
;    |ahf_mainpll:b2v_inst|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf_mainpll:b2v_inst                                                                                                                   ; ahf_mainpll        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf_mainpll:b2v_inst|altpll:altpll_component                                                                                           ; altpll             ; work         ;
;          |ahf_mainpll_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ahf_RISC521_brdRDY|ahf_mainpll:b2v_inst|altpll:altpll_component|ahf_mainpll_altpll:auto_generated                                                         ; ahf_mainpll_altpll ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------+
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 14           ; --           ; --           ; 1792  ; None               ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port ; 1024         ; 14           ; --           ; --           ; 14336 ; ram1Lab11v4.mif    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 14           ; --           ; --           ; 1792  ; None               ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_8ja1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM         ; 1024         ; 14           ; --           ; --           ; 14336 ; rom1Lab11p3v19.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |ahf_RISC521_brdRDY|ahf_mainpll:b2v_inst                                                    ; ahf_mainpll.v   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram          ; ahf_ram1.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache ; ahf_cache_v.v   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom          ; ahf_rom1.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache ; ahf_cache_v.v   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                               ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; Latch Name                                                                    ; Latch Enable Signal                                                      ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[0][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[1][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[2][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[3][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[4][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[5][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[6][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|cam_mem[7][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[0][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][0] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][1] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][2] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][3] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][4] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][5] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][6] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][7] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][8] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|cam_mem[1][9] ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 160                           ;                                                                          ;                        ;
+-------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+--------------------------------------------------------------------+-------------------------------------------------+
; Register name                                                      ; Reason for Removal                              ;
+--------------------------------------------------------------------+-------------------------------------------------+
; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|cache_insert[0..13] ; Lost fanout                                     ;
; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|rd_n                ; Lost fanout                                     ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[5..31]                             ; Stuck at GND due to stuck port data_in          ;
; ahf4722_RISC521_v:b2v_inst1|Rj2[5..31]                             ; Stuck at GND due to stuck port data_in          ;
; ahf4722_RISC521_v:b2v_inst1|Rj3[5..31]                             ; Stuck at GND due to stuck port data_in          ;
; ahf4722_RISC521_v:b2v_inst1|Ri3[5..9,11..31]                       ; Merged with ahf4722_RISC521_v:b2v_inst1|Ri3[10] ;
; ahf4722_RISC521_v:b2v_inst1|Ri2[5..9,11..31]                       ; Merged with ahf4722_RISC521_v:b2v_inst1|Ri2[10] ;
; ahf4722_RISC521_v:b2v_inst1|Ri1[5..9,11..31]                       ; Merged with ahf4722_RISC521_v:b2v_inst1|Ri1[10] ;
; ahf4722_RISC521_v:b2v_inst1|Ri1[10]                                ; Stuck at GND due to stuck port data_in          ;
; ahf4722_RISC521_v:b2v_inst1|Ri2[10]                                ; Stuck at GND due to stuck port data_in          ;
; ahf4722_RISC521_v:b2v_inst1|Ri3[10]                                ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 177                            ;                                                 ;
+--------------------------------------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+-------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+-------------------------------------+---------------------------+--------------------------------------------------------------------------+
; ahf4722_RISC521_v:b2v_inst1|Rj1[31] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[31], ahf4722_RISC521_v:b2v_inst1|Rj3[31] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[30] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[30], ahf4722_RISC521_v:b2v_inst1|Rj3[30] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[29] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[29], ahf4722_RISC521_v:b2v_inst1|Rj3[29] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[28] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[28], ahf4722_RISC521_v:b2v_inst1|Rj3[28] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[27] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[27], ahf4722_RISC521_v:b2v_inst1|Rj3[27] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[26] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[26], ahf4722_RISC521_v:b2v_inst1|Rj3[26] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[25] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[25], ahf4722_RISC521_v:b2v_inst1|Rj3[25] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[24] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[24], ahf4722_RISC521_v:b2v_inst1|Rj3[24] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[23] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[23], ahf4722_RISC521_v:b2v_inst1|Rj3[23] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[22] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[22], ahf4722_RISC521_v:b2v_inst1|Rj3[22] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[21] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[21], ahf4722_RISC521_v:b2v_inst1|Rj3[21] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[20] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[20], ahf4722_RISC521_v:b2v_inst1|Rj3[20] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[19] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[19], ahf4722_RISC521_v:b2v_inst1|Rj3[19] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[18] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[18], ahf4722_RISC521_v:b2v_inst1|Rj3[18] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[17] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[17], ahf4722_RISC521_v:b2v_inst1|Rj3[17] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[16] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[16], ahf4722_RISC521_v:b2v_inst1|Rj3[16] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[15] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[15], ahf4722_RISC521_v:b2v_inst1|Rj3[15] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[14] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[14], ahf4722_RISC521_v:b2v_inst1|Rj3[14] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[13] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[13], ahf4722_RISC521_v:b2v_inst1|Rj3[13] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[12] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[12], ahf4722_RISC521_v:b2v_inst1|Rj3[12] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[11] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[11], ahf4722_RISC521_v:b2v_inst1|Rj3[11] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[10] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[10], ahf4722_RISC521_v:b2v_inst1|Rj3[10] ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[9]  ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[9], ahf4722_RISC521_v:b2v_inst1|Rj3[9]   ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[8]  ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[8], ahf4722_RISC521_v:b2v_inst1|Rj3[8]   ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[7]  ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[7], ahf4722_RISC521_v:b2v_inst1|Rj3[7]   ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[6]  ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[6], ahf4722_RISC521_v:b2v_inst1|Rj3[6]   ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Rj1[5]  ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Rj2[5], ahf4722_RISC521_v:b2v_inst1|Rj3[5]   ;
;                                     ; due to stuck port data_in ;                                                                          ;
; ahf4722_RISC521_v:b2v_inst1|Ri1[10] ; Stuck at GND              ; ahf4722_RISC521_v:b2v_inst1|Ri2[10], ahf4722_RISC521_v:b2v_inst1|Ri3[10] ;
;                                     ; due to stuck port data_in ;                                                                          ;
+-------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 798   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 767   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 490 bits  ; 980 LEs       ; 490 LEs              ; 490 LEs                ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R[8][1]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|Disp_pin[1]                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|Ri3[4]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|blockReplace[1]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|miss              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|blockReplace[2]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|transfer_count[0] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|MAB[6]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|cache_insert[7]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|Ri2[0]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|Ri1[0]                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|PMeff[3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|SR[5]                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|PMC_address[3]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|PMC_address[3]    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|IR2[5]                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|IR1[9]                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|PgCnt[8]                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|MAeff[9]                             ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|PMM_address[9]    ;
; 10:1               ; 14 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|TA[6]                                ;
; 21:1               ; 9 bits    ; 126 LEs       ; 18 LEs               ; 108 LEs                ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|MAX[6]                               ;
; 21:1               ; 5 bits    ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|MAX[4]                               ;
; 45:1               ; 9 bits    ; 270 LEs       ; 207 LEs              ; 63 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|TB[13]                               ;
; 45:1               ; 5 bits    ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|TB[1]                                ;
; 98:1               ; 14 bits   ; 910 LEs       ; 308 LEs              ; 602 LEs                ; Yes        ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|DM_in[8]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|transfer_count    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|PgCnt                                ;
; 32:1               ; 14 bits   ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|Mux1                                 ;
; 32:1               ; 14 bits   ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|Mux564                               ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|R                                    ;
; 23:1               ; 6 bits    ; 90 LEs        ; 48 LEs               ; 42 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|TALUH                                ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|TALUH                                ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|TALUH                                ;
; 25:1               ; 14 bits   ; 224 LEs       ; 14 LEs               ; 210 LEs                ; No         ; |ahf_RISC521_brdRDY|ahf4722_RISC521_v:b2v_inst1|PgCnt                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_8ja1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahf_mainpll:b2v_inst|altpll:altpll_component ;
+-------------------------------+-------------------------------+---------------------------+
; Parameter Name                ; Value                         ; Type                      ;
+-------------------------------+-------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                   ;
; PLL_TYPE                      ; AUTO                          ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ahf_mainpll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 200000                        ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                   ;
; LOCK_HIGH                     ; 1                             ; Untyped                   ;
; LOCK_LOW                      ; 1                             ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                   ;
; SKIP_VCO                      ; OFF                           ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                   ;
; BANDWIDTH                     ; 0                             ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                   ;
; DOWN_SPREAD                   ; 0                             ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                             ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                             ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 5                             ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 5                             ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 5                             ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 166667                        ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 83333                         ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                            ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                   ;
; DPA_DIVIDER                   ; 0                             ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                   ;
; VCO_MIN                       ; 0                             ; Untyped                   ;
; VCO_MAX                       ; 0                             ; Untyped                   ;
; VCO_CENTER                    ; 0                             ; Untyped                   ;
; PFD_MIN                       ; 0                             ; Untyped                   ;
; PFD_MAX                       ; 0                             ; Untyped                   ;
; M_INITIAL                     ; 0                             ; Untyped                   ;
; M                             ; 0                             ; Untyped                   ;
; N                             ; 1                             ; Untyped                   ;
; M2                            ; 1                             ; Untyped                   ;
; N2                            ; 1                             ; Untyped                   ;
; SS                            ; 1                             ; Untyped                   ;
; C0_HIGH                       ; 0                             ; Untyped                   ;
; C1_HIGH                       ; 0                             ; Untyped                   ;
; C2_HIGH                       ; 0                             ; Untyped                   ;
; C3_HIGH                       ; 0                             ; Untyped                   ;
; C4_HIGH                       ; 0                             ; Untyped                   ;
; C5_HIGH                       ; 0                             ; Untyped                   ;
; C6_HIGH                       ; 0                             ; Untyped                   ;
; C7_HIGH                       ; 0                             ; Untyped                   ;
; C8_HIGH                       ; 0                             ; Untyped                   ;
; C9_HIGH                       ; 0                             ; Untyped                   ;
; C0_LOW                        ; 0                             ; Untyped                   ;
; C1_LOW                        ; 0                             ; Untyped                   ;
; C2_LOW                        ; 0                             ; Untyped                   ;
; C3_LOW                        ; 0                             ; Untyped                   ;
; C4_LOW                        ; 0                             ; Untyped                   ;
; C5_LOW                        ; 0                             ; Untyped                   ;
; C6_LOW                        ; 0                             ; Untyped                   ;
; C7_LOW                        ; 0                             ; Untyped                   ;
; C8_LOW                        ; 0                             ; Untyped                   ;
; C9_LOW                        ; 0                             ; Untyped                   ;
; C0_INITIAL                    ; 0                             ; Untyped                   ;
; C1_INITIAL                    ; 0                             ; Untyped                   ;
; C2_INITIAL                    ; 0                             ; Untyped                   ;
; C3_INITIAL                    ; 0                             ; Untyped                   ;
; C4_INITIAL                    ; 0                             ; Untyped                   ;
; C5_INITIAL                    ; 0                             ; Untyped                   ;
; C6_INITIAL                    ; 0                             ; Untyped                   ;
; C7_INITIAL                    ; 0                             ; Untyped                   ;
; C8_INITIAL                    ; 0                             ; Untyped                   ;
; C9_INITIAL                    ; 0                             ; Untyped                   ;
; C0_MODE                       ; BYPASS                        ; Untyped                   ;
; C1_MODE                       ; BYPASS                        ; Untyped                   ;
; C2_MODE                       ; BYPASS                        ; Untyped                   ;
; C3_MODE                       ; BYPASS                        ; Untyped                   ;
; C4_MODE                       ; BYPASS                        ; Untyped                   ;
; C5_MODE                       ; BYPASS                        ; Untyped                   ;
; C6_MODE                       ; BYPASS                        ; Untyped                   ;
; C7_MODE                       ; BYPASS                        ; Untyped                   ;
; C8_MODE                       ; BYPASS                        ; Untyped                   ;
; C9_MODE                       ; BYPASS                        ; Untyped                   ;
; C0_PH                         ; 0                             ; Untyped                   ;
; C1_PH                         ; 0                             ; Untyped                   ;
; C2_PH                         ; 0                             ; Untyped                   ;
; C3_PH                         ; 0                             ; Untyped                   ;
; C4_PH                         ; 0                             ; Untyped                   ;
; C5_PH                         ; 0                             ; Untyped                   ;
; C6_PH                         ; 0                             ; Untyped                   ;
; C7_PH                         ; 0                             ; Untyped                   ;
; C8_PH                         ; 0                             ; Untyped                   ;
; C9_PH                         ; 0                             ; Untyped                   ;
; L0_HIGH                       ; 1                             ; Untyped                   ;
; L1_HIGH                       ; 1                             ; Untyped                   ;
; G0_HIGH                       ; 1                             ; Untyped                   ;
; G1_HIGH                       ; 1                             ; Untyped                   ;
; G2_HIGH                       ; 1                             ; Untyped                   ;
; G3_HIGH                       ; 1                             ; Untyped                   ;
; E0_HIGH                       ; 1                             ; Untyped                   ;
; E1_HIGH                       ; 1                             ; Untyped                   ;
; E2_HIGH                       ; 1                             ; Untyped                   ;
; E3_HIGH                       ; 1                             ; Untyped                   ;
; L0_LOW                        ; 1                             ; Untyped                   ;
; L1_LOW                        ; 1                             ; Untyped                   ;
; G0_LOW                        ; 1                             ; Untyped                   ;
; G1_LOW                        ; 1                             ; Untyped                   ;
; G2_LOW                        ; 1                             ; Untyped                   ;
; G3_LOW                        ; 1                             ; Untyped                   ;
; E0_LOW                        ; 1                             ; Untyped                   ;
; E1_LOW                        ; 1                             ; Untyped                   ;
; E2_LOW                        ; 1                             ; Untyped                   ;
; E3_LOW                        ; 1                             ; Untyped                   ;
; L0_INITIAL                    ; 1                             ; Untyped                   ;
; L1_INITIAL                    ; 1                             ; Untyped                   ;
; G0_INITIAL                    ; 1                             ; Untyped                   ;
; G1_INITIAL                    ; 1                             ; Untyped                   ;
; G2_INITIAL                    ; 1                             ; Untyped                   ;
; G3_INITIAL                    ; 1                             ; Untyped                   ;
; E0_INITIAL                    ; 1                             ; Untyped                   ;
; E1_INITIAL                    ; 1                             ; Untyped                   ;
; E2_INITIAL                    ; 1                             ; Untyped                   ;
; E3_INITIAL                    ; 1                             ; Untyped                   ;
; L0_MODE                       ; BYPASS                        ; Untyped                   ;
; L1_MODE                       ; BYPASS                        ; Untyped                   ;
; G0_MODE                       ; BYPASS                        ; Untyped                   ;
; G1_MODE                       ; BYPASS                        ; Untyped                   ;
; G2_MODE                       ; BYPASS                        ; Untyped                   ;
; G3_MODE                       ; BYPASS                        ; Untyped                   ;
; E0_MODE                       ; BYPASS                        ; Untyped                   ;
; E1_MODE                       ; BYPASS                        ; Untyped                   ;
; E2_MODE                       ; BYPASS                        ; Untyped                   ;
; E3_MODE                       ; BYPASS                        ; Untyped                   ;
; L0_PH                         ; 0                             ; Untyped                   ;
; L1_PH                         ; 0                             ; Untyped                   ;
; G0_PH                         ; 0                             ; Untyped                   ;
; G1_PH                         ; 0                             ; Untyped                   ;
; G2_PH                         ; 0                             ; Untyped                   ;
; G3_PH                         ; 0                             ; Untyped                   ;
; E0_PH                         ; 0                             ; Untyped                   ;
; E1_PH                         ; 0                             ; Untyped                   ;
; E2_PH                         ; 0                             ; Untyped                   ;
; E3_PH                         ; 0                             ; Untyped                   ;
; M_PH                          ; 0                             ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                   ;
; CLK0_COUNTER                  ; G0                            ; Untyped                   ;
; CLK1_COUNTER                  ; G0                            ; Untyped                   ;
; CLK2_COUNTER                  ; G0                            ; Untyped                   ;
; CLK3_COUNTER                  ; G0                            ; Untyped                   ;
; CLK4_COUNTER                  ; G0                            ; Untyped                   ;
; CLK5_COUNTER                  ; G0                            ; Untyped                   ;
; CLK6_COUNTER                  ; E0                            ; Untyped                   ;
; CLK7_COUNTER                  ; E1                            ; Untyped                   ;
; CLK8_COUNTER                  ; E2                            ; Untyped                   ;
; CLK9_COUNTER                  ; E3                            ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                   ;
; M_TIME_DELAY                  ; 0                             ; Untyped                   ;
; N_TIME_DELAY                  ; 0                             ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                   ;
; VCO_POST_SCALE                ; 0                             ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                     ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                   ;
; CBXI_PARAMETER                ; ahf_mainpll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE            ;
+-------------------------------+-------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LD_IC          ; 0000  ; Unsigned Binary                                 ;
; ST_IC          ; 0001  ; Unsigned Binary                                 ;
; CPY_IC         ; 0010  ; Unsigned Binary                                 ;
; SWAP_IC        ; 0011  ; Unsigned Binary                                 ;
; JMP_IC         ; 0100  ; Unsigned Binary                                 ;
; ADD_IC         ; 0101  ; Unsigned Binary                                 ;
; SUB_IC         ; 0110  ; Unsigned Binary                                 ;
; ADDC_IC        ; 0111  ; Unsigned Binary                                 ;
; SUBC_IC        ; 1000  ; Unsigned Binary                                 ;
; NOT_IC         ; 1001  ; Unsigned Binary                                 ;
; AND_IC         ; 1010  ; Unsigned Binary                                 ;
; OR_IC          ; 1011  ; Unsigned Binary                                 ;
; SHRA_IC        ; 1100  ; Unsigned Binary                                 ;
; ROTR_IC        ; 1101  ; Unsigned Binary                                 ;
; ADDV_IC        ; 1110  ; Unsigned Binary                                 ;
; JU             ; 0000  ; Unsigned Binary                                 ;
; JC1            ; 1000  ; Unsigned Binary                                 ;
; JN1            ; 0100  ; Unsigned Binary                                 ;
; JV1            ; 0010  ; Unsigned Binary                                 ;
; JZ1            ; 0001  ; Unsigned Binary                                 ;
; JC0            ; 0111  ; Unsigned Binary                                 ;
; JN0            ; 1011  ; Unsigned Binary                                 ;
; JV0            ; 1101  ; Unsigned Binary                                 ;
; JZ0            ; 1110  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; rom1Lab11p3v19.mif   ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_8ja1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                  ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_h6g1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; ram1Lab11v4.mif      ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_hki1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                  ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_h6g1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; ahf_mainpll:b2v_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 200000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                       ;
; Entity Instance                           ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 14                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                             ;
;     -- WIDTH_A                            ; 14                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                             ;
;     -- WIDTH_A                            ; 14                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                             ;
;     -- WIDTH_A                            ; 14                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam"                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Dout[9..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom" ;
+---------+-------+----------+-----------------------------------------------+
; Port    ; Type  ; Severity ; Details                                       ;
+---------+-------+----------+-----------------------------------------------+
; DM_in   ; Input ; Info     ; Stuck at GND                                  ;
; wren_in ; Input ; Info     ; Stuck at GND                                  ;
+---------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahf4722_RISC521_v:b2v_inst1"                                                                                                    ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Disp_pin ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "Disp_pin[7..4]" have no fanouts ;
; R12out   ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "R12out[4..4]" have no fanouts   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 798                         ;
;     ENA               ; 691                         ;
;     ENA SCLR          ; 40                          ;
;     ENA SCLR SLD      ; 14                          ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 5                           ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 4035                        ;
;     arith             ; 97                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 73                          ;
;     normal            ; 3938                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 574                         ;
;         3 data inputs ; 488                         ;
;         4 data inputs ; 2871                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 9.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Dec 10 18:45:30 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ahf_RISC521_brdRDY -c ahf_RISC521_brdRDY
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ahf_risc521_brdrdyblck.bdf
    Info (12023): Found entity 1: ahf_RISC521_brdRDYblck
Info (12021): Found 1 design units, including 1 entities, in source file ahf_risc521_brdrdy.v
    Info (12023): Found entity 1: ahf_RISC521_brdRDY File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_brdRDY.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ahf_mainpll.v
    Info (12023): Found entity 1: ahf_mainpll File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_mainpll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ahf_ram1.v
    Info (12023): Found entity 1: ahf_ram1 File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ahf_rom1.v
    Info (12023): Found entity 1: ahf_rom1 File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_rom1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ahf_cache_v.v
    Info (12023): Found entity 1: ahf_cache_v File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cache_v.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ahf_risc521_v.v
    Info (12023): Found entity 1: ahf4722_RISC521_v File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahf_crom_v.v
    Info (12023): Found entity 1: ahf_crom_v File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahf_cram_v.v
    Info (12023): Found entity 1: ahf_cram_v File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cram_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahf_8to3_enc.v
    Info (12023): Found entity 1: ahf_8to3_enc File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_8to3_enc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahf_2to1mux_v.v
    Info (12023): Found entity 1: ahf_2to1Mux_v File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_2to1Mux_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahf_risc521_brdrdy_tb.v
    Info (12023): Found entity 1: ahf_RISC521_brdRDY_tb File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_brdRDY_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ahf_cam_v.v
    Info (12023): Found entity 1: ahf_CAM_v File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 1
Info (12127): Elaborating entity "ahf_RISC521_brdRDY" for the top level hierarchy
Info (12128): Elaborating entity "ahf_mainpll" for hierarchy "ahf_mainpll:b2v_inst" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_brdRDY.v Line: 47
Info (12128): Elaborating entity "altpll" for hierarchy "ahf_mainpll:b2v_inst|altpll:altpll_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_mainpll.v Line: 99
Info (12130): Elaborated megafunction instantiation "ahf_mainpll:b2v_inst|altpll:altpll_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_mainpll.v Line: 99
Info (12133): Instantiated megafunction "ahf_mainpll:b2v_inst|altpll:altpll_component" with the following parameter: File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_mainpll.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "83333"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "200000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ahf_mainpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ahf_mainpll_altpll.v
    Info (12023): Found entity 1: ahf_mainpll_altpll File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/ahf_mainpll_altpll.v Line: 30
Info (12128): Elaborating entity "ahf_mainpll_altpll" for hierarchy "ahf_mainpll:b2v_inst|altpll:altpll_component|ahf_mainpll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ahf4722_RISC521_v" for hierarchy "ahf4722_RISC521_v:b2v_inst1" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_brdRDY.v Line: 57
Warning (10230): Verilog HDL assignment warning at ahf_RISC521_v.v(35): truncated value with size 14 to match size of target (5) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 35
Warning (10230): Verilog HDL assignment warning at ahf_RISC521_v.v(63): truncated value with size 32 to match size of target (14) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 63
Warning (10230): Verilog HDL assignment warning at ahf_RISC521_v.v(69): truncated value with size 32 to match size of target (14) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 69
Warning (10230): Verilog HDL assignment warning at ahf_RISC521_v.v(321): truncated value with size 19 to match size of target (14) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 321
Warning (10230): Verilog HDL assignment warning at ahf_RISC521_v.v(325): truncated value with size 19 to match size of target (14) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 325
Warning (10230): Verilog HDL assignment warning at ahf_RISC521_v.v(374): truncated value with size 32 to match size of target (14) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 374
Info (12128): Elaborating entity "ahf_crom_v" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 37
Info (12128): Elaborating entity "ahf_CAM_v" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_CAM_v:my_cam" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v Line: 44
Info (10041): Inferred latch for "cam_mem[0][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[0][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[1][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[2][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[3][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[4][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[5][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[6][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][0]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][1]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][2]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][3]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][4]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][5]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][6]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][7]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][8]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (10041): Inferred latch for "cam_mem[7][9]" at ahf_CAM_v.v(21) File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 21
Info (12128): Elaborating entity "ahf_rom1" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_rom1.v Line: 82
Info (12130): Elaborated megafunction instantiation "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_rom1.v Line: 82
Info (12133): Instantiated megafunction "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_rom1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom1Lab11p3v19.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ja1.tdf
    Info (12023): Found entity 1: altsyncram_8ja1 File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/altsyncram_8ja1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8ja1" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_rom1:my_rom|altsyncram:altsyncram_component|altsyncram_8ja1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ahf_2to1Mux_v" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_2to1Mux_v:my_mux" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v Line: 53
Info (12128): Elaborating entity "ahf_cache_v" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cache_v.v Line: 86
Info (12130): Elaborated megafunction instantiation "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cache_v.v Line: 86
Info (12133): Instantiated megafunction "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cache_v.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6g1.tdf
    Info (12023): Found entity 1: altsyncram_h6g1 File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/altsyncram_h6g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h6g1" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_cache_v:my_rom_cache|altsyncram:altsyncram_component|altsyncram_h6g1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ahf_8to3_enc" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_crom_v.v Line: 62
Info (10264): Verilog HDL Case Statement information at ahf_8to3_enc.v(7): all case item expressions in this case statement are onehot File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_8to3_enc.v Line: 7
Info (12128): Elaborating entity "ahf_cram_v" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_RISC521_v.v Line: 38
Info (12128): Elaborating entity "ahf_ram1" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_cram_v.v Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_ram1.v Line: 86
Info (12130): Elaborated megafunction instantiation "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component" File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_ram1.v Line: 86
Info (12133): Instantiated megafunction "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_ram1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram1Lab11v4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hki1.tdf
    Info (12023): Found entity 1: altsyncram_hki1 File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/db/altsyncram_hki1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hki1" for hierarchy "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_hki1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Dout[5]" feeding internal logic into a wire File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 7
    Warning (13049): Converted tri-state buffer "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Dout[4]" feeding internal logic into a wire File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 7
    Warning (13049): Converted tri-state buffer "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Dout[3]" feeding internal logic into a wire File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 7
    Warning (13049): Converted tri-state buffer "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Dout[2]" feeding internal logic into a wire File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 7
    Warning (13049): Converted tri-state buffer "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Dout[1]" feeding internal logic into a wire File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 7
    Warning (13049): Converted tri-state buffer "ahf4722_RISC521_v:b2v_inst1|ahf_cram_v:my_cram|ahf_CAM_v:my_cam|Dout[0]" feeding internal logic into a wire File: C:/Users/alexa_000/Documents/ahfRISC521/ahf_RISC521_brdRDY/ahf_CAM_v.v Line: 7
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4219 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 4147 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 679 megabytes
    Info: Processing ended: Sat Dec 10 18:47:25 2016
    Info: Elapsed time: 00:01:55
    Info: Total CPU time (on all processors): 00:02:57


