

================================================================
== Vivado HLS Report for 'dut_update_off_diag_r'
================================================================
* Date:           Tue Dec  6 06:53:39 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1584|  1584|  1584|  1584|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |- L_svd_calc_off_r  |  1582|  1582|        29|         14|          1|   112|    yes   |
        +--------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 31
* Pipeline: 1
  Pipeline-0: II = 14, D = 29, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	31  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	2  / true
31 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45)

ST_1: empty_8 [1/1] 0.00ns
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str46, [1 x i8]* @p_str47, [1 x i8]* @p_str48, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str49)

ST_1: stg_34 [1/1] 1.57ns
:2  br label %.preheader


 <State 2>: 1.97ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: exitcond_flatten [1/1] 1.97ns
.preheader:1  %exitcond_flatten = icmp eq i7 %indvar_flatten, -16

ST_2: indvar_flatten_next [1/1] 1.72ns
.preheader:2  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_38 [1/1] 0.00ns
.preheader:3  br i1 %exitcond_flatten, label %1, label %.preheader.preheader


 <State 3>: 4.38ns
ST_3: tmp_6 [1/1] 4.38ns
.preheader.preheader:5  %tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 4>: 4.38ns
ST_4: tmp_7 [1/1] 4.38ns
.preheader.preheader:6  %tmp_7 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 5>: 4.38ns
ST_5: tmp_8 [1/1] 4.38ns
.preheader.preheader:7  %tmp_8 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 4.38ns
ST_6: tmp_9 [1/1] 4.38ns
.preheader.preheader:8  %tmp_9 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 7>: 4.38ns
ST_7: tmp_10 [1/1] 4.38ns
.preheader.preheader:9  %tmp_10 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 8>: 4.38ns
ST_8: tmp_11 [1/1] 4.38ns
.preheader.preheader:10  %tmp_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 9>: 4.38ns
ST_9: tmp_12 [1/1] 4.38ns
.preheader.preheader:11  %tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 10>: 5.70ns
ST_10: tmp_13 [1/1] 4.38ns
.preheader.preheader:12  %tmp_13 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_10: tmp_i [4/4] 5.70ns
.preheader.preheader:19  %tmp_i = fmul float %tmp_6, %tmp_12


 <State 11>: 5.70ns
ST_11: tmp_14 [1/1] 4.38ns
.preheader.preheader:13  %tmp_14 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_11: tmp_i [3/4] 5.70ns
.preheader.preheader:19  %tmp_i = fmul float %tmp_6, %tmp_12

ST_11: tmp_i1 [4/4] 5.70ns
.preheader.preheader:22  %tmp_i1 = fmul float %tmp_6, %tmp_13


 <State 12>: 5.70ns
ST_12: tmp_15 [1/1] 4.38ns
.preheader.preheader:14  %tmp_15 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_12: tmp_i [2/4] 5.70ns
.preheader.preheader:19  %tmp_i = fmul float %tmp_6, %tmp_12

ST_12: tmp_3_i [4/4] 5.70ns
.preheader.preheader:20  %tmp_3_i = fmul float %tmp_9, %tmp_14

ST_12: tmp_i1 [3/4] 5.70ns
.preheader.preheader:22  %tmp_i1 = fmul float %tmp_6, %tmp_13


 <State 13>: 5.70ns
ST_13: tmp_16 [1/1] 4.38ns
.preheader.preheader:15  %tmp_16 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_13: tmp_i [1/4] 5.70ns
.preheader.preheader:19  %tmp_i = fmul float %tmp_6, %tmp_12

ST_13: tmp_3_i [3/4] 5.70ns
.preheader.preheader:20  %tmp_3_i = fmul float %tmp_9, %tmp_14

ST_13: tmp_i1 [2/4] 5.70ns
.preheader.preheader:22  %tmp_i1 = fmul float %tmp_6, %tmp_13

ST_13: tmp_3_i1 [4/4] 5.70ns
.preheader.preheader:23  %tmp_3_i1 = fmul float %tmp_9, %tmp_15


 <State 14>: 5.70ns
ST_14: tmp_17 [1/1] 4.38ns
.preheader.preheader:16  %tmp_17 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_14: tmp_3_i [2/4] 5.70ns
.preheader.preheader:20  %tmp_3_i = fmul float %tmp_9, %tmp_14

ST_14: tmp_i1 [1/4] 5.70ns
.preheader.preheader:22  %tmp_i1 = fmul float %tmp_6, %tmp_13

ST_14: tmp_3_i1 [3/4] 5.70ns
.preheader.preheader:23  %tmp_3_i1 = fmul float %tmp_9, %tmp_15

ST_14: tmp_i2 [4/4] 5.70ns
.preheader.preheader:25  %tmp_i2 = fmul float %tmp_7, %tmp_12


 <State 15>: 5.70ns
ST_15: tmp_18 [1/1] 4.38ns
.preheader.preheader:17  %tmp_18 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_15: tmp_3_i [1/4] 5.70ns
.preheader.preheader:20  %tmp_3_i = fmul float %tmp_9, %tmp_14

ST_15: tmp_3_i1 [2/4] 5.70ns
.preheader.preheader:23  %tmp_3_i1 = fmul float %tmp_9, %tmp_15

ST_15: tmp_i2 [3/4] 5.70ns
.preheader.preheader:25  %tmp_i2 = fmul float %tmp_7, %tmp_12

ST_15: tmp_3_i2 [4/4] 5.70ns
.preheader.preheader:26  %tmp_3_i2 = fmul float %tmp_10, %tmp_14


 <State 16>: 7.26ns
ST_16: tmp_19 [1/1] 4.38ns
.preheader.preheader:18  %tmp_19 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_16: tmp [5/5] 7.26ns
.preheader.preheader:21  %tmp = fadd float %tmp_i, %tmp_3_i

ST_16: tmp_3_i1 [1/4] 5.70ns
.preheader.preheader:23  %tmp_3_i1 = fmul float %tmp_9, %tmp_15

ST_16: tmp_i2 [2/4] 5.70ns
.preheader.preheader:25  %tmp_i2 = fmul float %tmp_7, %tmp_12

ST_16: tmp_3_i2 [3/4] 5.70ns
.preheader.preheader:26  %tmp_3_i2 = fmul float %tmp_10, %tmp_14

ST_16: tmp_i3 [4/4] 5.70ns
.preheader.preheader:28  %tmp_i3 = fmul float %tmp_7, %tmp_13


 <State 17>: 7.26ns
ST_17: tmp [4/5] 7.26ns
.preheader.preheader:21  %tmp = fadd float %tmp_i, %tmp_3_i

ST_17: tmp_1 [5/5] 7.26ns
.preheader.preheader:24  %tmp_1 = fadd float %tmp_i1, %tmp_3_i1

ST_17: tmp_i2 [1/4] 5.70ns
.preheader.preheader:25  %tmp_i2 = fmul float %tmp_7, %tmp_12

ST_17: tmp_3_i2 [2/4] 5.70ns
.preheader.preheader:26  %tmp_3_i2 = fmul float %tmp_10, %tmp_14

ST_17: tmp_i3 [3/4] 5.70ns
.preheader.preheader:28  %tmp_i3 = fmul float %tmp_7, %tmp_13

ST_17: tmp_3_i3 [4/4] 5.70ns
.preheader.preheader:29  %tmp_3_i3 = fmul float %tmp_10, %tmp_15


 <State 18>: 7.26ns
ST_18: tmp [3/5] 7.26ns
.preheader.preheader:21  %tmp = fadd float %tmp_i, %tmp_3_i

ST_18: tmp_1 [4/5] 7.26ns
.preheader.preheader:24  %tmp_1 = fadd float %tmp_i1, %tmp_3_i1

ST_18: tmp_3_i2 [1/4] 5.70ns
.preheader.preheader:26  %tmp_3_i2 = fmul float %tmp_10, %tmp_14

ST_18: tmp_i3 [2/4] 5.70ns
.preheader.preheader:28  %tmp_i3 = fmul float %tmp_7, %tmp_13

ST_18: tmp_3_i3 [3/4] 5.70ns
.preheader.preheader:29  %tmp_3_i3 = fmul float %tmp_10, %tmp_15

ST_18: tmp_i4 [4/4] 5.70ns
.preheader.preheader:31  %tmp_i4 = fmul float %tmp_8, %tmp_16


 <State 19>: 7.26ns
ST_19: tmp [2/5] 7.26ns
.preheader.preheader:21  %tmp = fadd float %tmp_i, %tmp_3_i

ST_19: tmp_1 [3/5] 7.26ns
.preheader.preheader:24  %tmp_1 = fadd float %tmp_i1, %tmp_3_i1

ST_19: tmp_2 [5/5] 7.26ns
.preheader.preheader:27  %tmp_2 = fadd float %tmp_i2, %tmp_3_i2

ST_19: tmp_i3 [1/4] 5.70ns
.preheader.preheader:28  %tmp_i3 = fmul float %tmp_7, %tmp_13

ST_19: tmp_3_i3 [2/4] 5.70ns
.preheader.preheader:29  %tmp_3_i3 = fmul float %tmp_10, %tmp_15

ST_19: tmp_i4 [3/4] 5.70ns
.preheader.preheader:31  %tmp_i4 = fmul float %tmp_8, %tmp_16

ST_19: tmp_3_i4 [4/4] 5.70ns
.preheader.preheader:32  %tmp_3_i4 = fmul float %tmp_11, %tmp_18


 <State 20>: 7.26ns
ST_20: tmp [1/5] 7.26ns
.preheader.preheader:21  %tmp = fadd float %tmp_i, %tmp_3_i

ST_20: tmp_1 [2/5] 7.26ns
.preheader.preheader:24  %tmp_1 = fadd float %tmp_i1, %tmp_3_i1

ST_20: tmp_2 [4/5] 7.26ns
.preheader.preheader:27  %tmp_2 = fadd float %tmp_i2, %tmp_3_i2

ST_20: tmp_3_i3 [1/4] 5.70ns
.preheader.preheader:29  %tmp_3_i3 = fmul float %tmp_10, %tmp_15

ST_20: tmp_i4 [2/4] 5.70ns
.preheader.preheader:31  %tmp_i4 = fmul float %tmp_8, %tmp_16

ST_20: tmp_3_i4 [3/4] 5.70ns
.preheader.preheader:32  %tmp_3_i4 = fmul float %tmp_11, %tmp_18

ST_20: tmp_i5 [4/4] 5.70ns
.preheader.preheader:34  %tmp_i5 = fmul float %tmp_8, %tmp_17


 <State 21>: 7.26ns
ST_21: tmp_1 [1/5] 7.26ns
.preheader.preheader:24  %tmp_1 = fadd float %tmp_i1, %tmp_3_i1

ST_21: tmp_2 [3/5] 7.26ns
.preheader.preheader:27  %tmp_2 = fadd float %tmp_i2, %tmp_3_i2

ST_21: tmp_3 [5/5] 7.26ns
.preheader.preheader:30  %tmp_3 = fadd float %tmp_i3, %tmp_3_i3

ST_21: tmp_i4 [1/4] 5.70ns
.preheader.preheader:31  %tmp_i4 = fmul float %tmp_8, %tmp_16

ST_21: tmp_3_i4 [2/4] 5.70ns
.preheader.preheader:32  %tmp_3_i4 = fmul float %tmp_11, %tmp_18

ST_21: tmp_i5 [3/4] 5.70ns
.preheader.preheader:34  %tmp_i5 = fmul float %tmp_8, %tmp_17

ST_21: tmp_3_i5 [4/4] 5.70ns
.preheader.preheader:35  %tmp_3_i5 = fmul float %tmp_11, %tmp_19

ST_21: stg_109 [1/1] 4.38ns
.preheader.preheader:37  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp)


 <State 22>: 7.26ns
ST_22: tmp_2 [2/5] 7.26ns
.preheader.preheader:27  %tmp_2 = fadd float %tmp_i2, %tmp_3_i2

ST_22: tmp_3 [4/5] 7.26ns
.preheader.preheader:30  %tmp_3 = fadd float %tmp_i3, %tmp_3_i3

ST_22: tmp_3_i4 [1/4] 5.70ns
.preheader.preheader:32  %tmp_3_i4 = fmul float %tmp_11, %tmp_18

ST_22: tmp_i5 [2/4] 5.70ns
.preheader.preheader:34  %tmp_i5 = fmul float %tmp_8, %tmp_17

ST_22: tmp_3_i5 [3/4] 5.70ns
.preheader.preheader:35  %tmp_3_i5 = fmul float %tmp_11, %tmp_19

ST_22: stg_115 [1/1] 4.38ns
.preheader.preheader:38  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_1)


 <State 23>: 7.26ns
ST_23: tmp_2 [1/5] 7.26ns
.preheader.preheader:27  %tmp_2 = fadd float %tmp_i2, %tmp_3_i2

ST_23: tmp_3 [3/5] 7.26ns
.preheader.preheader:30  %tmp_3 = fadd float %tmp_i3, %tmp_3_i3

ST_23: tmp_4 [5/5] 7.26ns
.preheader.preheader:33  %tmp_4 = fadd float %tmp_i4, %tmp_3_i4

ST_23: tmp_i5 [1/4] 5.70ns
.preheader.preheader:34  %tmp_i5 = fmul float %tmp_8, %tmp_17

ST_23: tmp_3_i5 [2/4] 5.70ns
.preheader.preheader:35  %tmp_3_i5 = fmul float %tmp_11, %tmp_19


 <State 24>: 7.26ns
ST_24: tmp_3 [2/5] 7.26ns
.preheader.preheader:30  %tmp_3 = fadd float %tmp_i3, %tmp_3_i3

ST_24: tmp_4 [4/5] 7.26ns
.preheader.preheader:33  %tmp_4 = fadd float %tmp_i4, %tmp_3_i4

ST_24: tmp_3_i5 [1/4] 5.70ns
.preheader.preheader:35  %tmp_3_i5 = fmul float %tmp_11, %tmp_19

ST_24: stg_124 [1/1] 4.38ns
.preheader.preheader:39  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_2)


 <State 25>: 7.26ns
ST_25: tmp_3 [1/5] 7.26ns
.preheader.preheader:30  %tmp_3 = fadd float %tmp_i3, %tmp_3_i3

ST_25: tmp_4 [3/5] 7.26ns
.preheader.preheader:33  %tmp_4 = fadd float %tmp_i4, %tmp_3_i4

ST_25: tmp_5 [5/5] 7.26ns
.preheader.preheader:36  %tmp_5 = fadd float %tmp_i5, %tmp_3_i5


 <State 26>: 7.26ns
ST_26: tmp_4 [2/5] 7.26ns
.preheader.preheader:33  %tmp_4 = fadd float %tmp_i4, %tmp_3_i4

ST_26: tmp_5 [4/5] 7.26ns
.preheader.preheader:36  %tmp_5 = fadd float %tmp_i5, %tmp_3_i5

ST_26: stg_130 [1/1] 4.38ns
.preheader.preheader:40  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_3)


 <State 27>: 7.26ns
ST_27: tmp_4 [1/5] 7.26ns
.preheader.preheader:33  %tmp_4 = fadd float %tmp_i4, %tmp_3_i4

ST_27: tmp_5 [3/5] 7.26ns
.preheader.preheader:36  %tmp_5 = fadd float %tmp_i5, %tmp_3_i5


 <State 28>: 7.26ns
ST_28: tmp_5 [2/5] 7.26ns
.preheader.preheader:36  %tmp_5 = fadd float %tmp_i5, %tmp_3_i5

ST_28: stg_134 [1/1] 4.38ns
.preheader.preheader:41  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_4)


 <State 29>: 7.26ns
ST_29: tmp_5 [1/5] 7.26ns
.preheader.preheader:36  %tmp_5 = fadd float %tmp_i5, %tmp_3_i5


 <State 30>: 4.38ns
ST_30: stg_136 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_r_str)

ST_30: empty_9 [1/1] 0.00ns
.preheader.preheader:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)

ST_30: stg_138 [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind

ST_30: tmp_s [1/1] 0.00ns
.preheader.preheader:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6)

ST_30: stg_140 [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_30: stg_141 [1/1] 4.38ns
.preheader.preheader:42  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_5)

ST_30: empty_10 [1/1] 0.00ns
.preheader.preheader:43  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp_s)

ST_30: stg_143 [1/1] 0.00ns
.preheader.preheader:44  br label %.preheader


 <State 31>: 0.00ns
ST_31: stg_144 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
