// Seed: 2506134374
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8
);
  supply1 id_9;
  logic   id_10;
  type_18(
      1
  );
  assign id_10 = 1;
  assign id_3  = 1;
  logic id_11 = ~id_4;
  assign id_9[1] = id_0;
  logic id_12;
endmodule
module module_1;
endmodule
`timescale 1ps / 1 ps
