module signal_generator (
    input wire clk,        // Clock signal
    input wire rst_n,      // Active-low reset
    output reg [4:0] wave  // 5-bit output wave signal
);

    // Internal state register
    reg state; // 0 = increment, 1 = decrement

    // Always block for waveform generation
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // Asynchronous reset: reset state and wave
            state <= 0;
            wave <= 5'b00000;
        end else begin
            if (state == 0) begin
                // Increment mode
                if (wave == 5'b11111) begin
                    // If wave reaches 31, switch to decrement mode
                    state <= 1;
                end else begin
                    // Otherwise, increment the wave
                    wave <= wave + 1;
                end
            end else begin
                // Decrement mode
                if (wave == 5'b00000) begin
                    // If wave reaches 0, switch to increment mode
                    state <= 0;
                end else begin
                    // Otherwise, decrement the wave
                    wave <= wave - 1;
                end
            end
        end
    end

endmodule