# 5-stages-pipelined-RISCV-CPU

### 
