\hypertarget{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields}{}\section{\+\_\+hw\+\_\+rtc\+\_\+tcr\+:\+:\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields Struct Reference}
\label{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields}\index{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_ad0344be79119ecb6a52df9baca964052}{T\+CR}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a14af1426f7d4c5fb26ea7201e811b57d}{C\+IR}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a40b2f2c43fc1c3245ae1b55385d755b9}{T\+CV}\+: 8
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a04f0e63f6c8931e88d418749716d1922}{C\+IC}\+: 8
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}!C\+IC@{C\+IC}}
\index{C\+IC@{C\+IC}!\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+IC}{CIC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields\+::\+C\+IC}\hypertarget{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a04f0e63f6c8931e88d418749716d1922}{}\label{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a04f0e63f6c8931e88d418749716d1922}
\mbox{[}31\+:24\mbox{]} Compensation Interval Counter \index{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}!C\+IR@{C\+IR}}
\index{C\+IR@{C\+IR}!\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+IR}{CIR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields\+::\+C\+IR}\hypertarget{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a14af1426f7d4c5fb26ea7201e811b57d}{}\label{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a14af1426f7d4c5fb26ea7201e811b57d}
\mbox{[}15\+:8\mbox{]} Compensation Interval Register \index{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields\+::\+T\+CR}\hypertarget{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_ad0344be79119ecb6a52df9baca964052}{}\label{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_ad0344be79119ecb6a52df9baca964052}
\mbox{[}7\+:0\mbox{]} Time Compensation Register \index{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}!T\+CV@{T\+CV}}
\index{T\+CV@{T\+CV}!\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+CV}{TCV}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+tcr\+::\+\_\+hw\+\_\+rtc\+\_\+tcr\+\_\+bitfields\+::\+T\+CV}\hypertarget{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a40b2f2c43fc1c3245ae1b55385d755b9}{}\label{struct__hw__rtc__tcr_1_1__hw__rtc__tcr__bitfields_a40b2f2c43fc1c3245ae1b55385d755b9}
\mbox{[}23\+:16\mbox{]} Time Compensation Value 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
