module count_slow(input clk, input slowena, input reset, output reg [3:0] q);	

	always @(posedge clk)
		if (slowena)
			q <= q+1;
		else
			q <= 0;
			
	always @(posedge clk)
		if (reset)
			q <= 0;
			
endmodule