-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memcachedPipeline_flashDispatch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    flashDemux2getPath_V_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    flashDemux2getPath_V_empty_n : IN STD_LOGIC;
    flashDemux2getPath_V_read : OUT STD_LOGIC;
    flash_Disp2rec_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    flash_Disp2rec_V_V_full_n : IN STD_LOGIC;
    flash_Disp2rec_V_V_write : OUT STD_LOGIC;
    memRdCmd_V_TREADY : IN STD_LOGIC;
    memRdCmd_V_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    memRdCmd_V_TVALID : OUT STD_LOGIC );
end;


architecture behav of memcachedPipeline_flashDispatch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm0_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_st2_fsm1_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st0_fsm1_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm0 : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm0_0 : STD_LOGIC;
    signal ap_sig_bdd_23 : BOOLEAN;
    signal ap_CS_fsm1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding of ap_CS_fsm1 : signal is "none";
    signal ap_sig_cseq_ST_st0_fsm1_0 : STD_LOGIC;
    signal ap_sig_bdd_34 : BOOLEAN;
    signal tmp19_nbreadreq_fu_60_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_52 : BOOLEAN;
    signal tmp19_reg_149 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_sig_bdd_63 : BOOLEAN;
    signal ap_sig_ioackin_memRdCmd_V_TREADY : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm1_1 : STD_LOGIC;
    signal ap_sig_bdd_74 : BOOLEAN;
    signal getCtrlWord_address_V_fu_89_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal getCtrlWord_address_V_reg_153 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_V_reg_158 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tmp_100_reg_164 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal ap_reg_ioackin_memRdCmd_V_TREADY : STD_LOGIC := '0';
    signal op2_assign_fu_113_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_125_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal getCtrlWord_count_V_fu_130_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_137_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_NS_fsm0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_179 : BOOLEAN;
    signal ap_sig_bdd_178 : BOOLEAN;


begin




    -- the current state (ap_CS_fsm0) of the state machine. --
    ap_CS_fsm0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
            else
                ap_CS_fsm0 <= ap_NS_fsm0;
            end if;
        end if;
    end process;


    -- the current state (ap_CS_fsm1) of the state machine. --
    ap_CS_fsm1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
            else
                ap_CS_fsm1 <= ap_NS_fsm1;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY)))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ioackin_memRdCmd_V_TREADY assign process. --
    ap_reg_ioackin_memRdCmd_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_memRdCmd_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_bdd_178) then
                    if (not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))))) then 
                        ap_reg_ioackin_memRdCmd_V_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_bdd_179) then 
                        ap_reg_ioackin_memRdCmd_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- getCtrlWord_address_V_reg_153 assign process. --
    getCtrlWord_address_V_reg_153_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                getCtrlWord_address_V_reg_153 <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp19_nbreadreq_fu_60_p3 = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    getCtrlWord_address_V_reg_153 <= getCtrlWord_address_V_fu_89_p1;
                end if; 
            end if;
        end if;
    end process;


    -- tmp19_reg_149 assign process. --
    tmp19_reg_149_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp19_reg_149 <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp19_reg_149 <= tmp19_nbreadreq_fu_60_p3;
                end if; 
            end if;
        end if;
    end process;


    -- tmp_100_reg_164 assign process. --
    tmp_100_reg_164_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_100_reg_164 <= ap_const_lv13_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp19_nbreadreq_fu_60_p3 = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_100_reg_164 <= flashDemux2getPath_V_dout(47 downto 35);
                end if; 
            end if;
        end if;
    end process;


    -- tmp_V_reg_158 assign process. --
    tmp_V_reg_158_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_V_reg_158 <= ap_const_lv16_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp19_nbreadreq_fu_60_p3 = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
                    tmp_V_reg_158 <= flashDemux2getPath_V_dout(47 downto 32);
                end if; 
            end if;
        end if;
    end process;


    -- the next state (ap_NS_fsm1) of the state machine. --
    ap_NS_fsm1_assign_proc : process (ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_CS_fsm1, ap_sig_bdd_52, tmp19_reg_149, ap_sig_bdd_63, ap_sig_ioackin_memRdCmd_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm1 is
            when ap_ST_st2_fsm1_1 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY)))) and not(ap_sig_bdd_52))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY)))) and (not((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and ap_sig_bdd_52)))) then
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                else
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                end if;
            when ap_ST_st0_fsm1_0 => 
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then
                    ap_NS_fsm1 <= ap_ST_st2_fsm1_1;
                else
                    ap_NS_fsm1 <= ap_ST_st0_fsm1_0;
                end if;
            when others =>  
                ap_NS_fsm1 <= "XX";
        end case;
    end process;

    -- the next state (ap_NS_fsm0) of the state machine. --
    ap_NS_fsm0_assign_proc : process (ap_done_reg, ap_CS_fsm0, ap_sig_bdd_52, tmp19_reg_149, ap_sig_bdd_63, ap_sig_ioackin_memRdCmd_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        case ap_CS_fsm0 is
            when ap_ST_st1_fsm0_0 => 
                ap_NS_fsm0 <= ap_ST_st1_fsm0_0;
            when others =>  
                ap_NS_fsm0 <= "X";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, tmp19_reg_149, ap_sig_bdd_63, ap_sig_ioackin_memRdCmd_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_cseq_ST_st0_fsm1_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and (ap_const_logic_1 = ap_sig_cseq_ST_st0_fsm1_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, ap_sig_bdd_52, tmp19_reg_149, ap_sig_bdd_63, ap_sig_ioackin_memRdCmd_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_178 assign process. --
    ap_sig_bdd_178_assign_proc : process(tmp19_reg_149, ap_sig_cseq_ST_st2_fsm1_1)
    begin
                ap_sig_bdd_178 <= (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1));
    end process;


    -- ap_sig_bdd_179 assign process. --
    ap_sig_bdd_179_assign_proc : process(ap_done_reg, ap_sig_bdd_63, memRdCmd_V_TREADY)
    begin
                ap_sig_bdd_179 <= (not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63)) and (ap_const_logic_1 = memRdCmd_V_TREADY));
    end process;


    -- ap_sig_bdd_23 assign process. --
    ap_sig_bdd_23_assign_proc : process(ap_CS_fsm0)
    begin
                ap_sig_bdd_23 <= (ap_CS_fsm0(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_34 assign process. --
    ap_sig_bdd_34_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_34 <= (ap_const_lv1_1 = ap_CS_fsm1(0 downto 0));
    end process;


    -- ap_sig_bdd_52 assign process. --
    ap_sig_bdd_52_assign_proc : process(ap_start, ap_done_reg, flashDemux2getPath_V_empty_n, tmp19_nbreadreq_fu_60_p3)
    begin
                ap_sig_bdd_52 <= (((flashDemux2getPath_V_empty_n = ap_const_logic_0) and not((tmp19_nbreadreq_fu_60_p3 = ap_const_lv1_0))) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_63 assign process. --
    ap_sig_bdd_63_assign_proc : process(flash_Disp2rec_V_V_full_n, tmp19_reg_149)
    begin
                ap_sig_bdd_63 <= ((flash_Disp2rec_V_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp19_reg_149)));
    end process;


    -- ap_sig_bdd_74 assign process. --
    ap_sig_bdd_74_assign_proc : process(ap_CS_fsm1)
    begin
                ap_sig_bdd_74 <= (ap_const_lv1_1 = ap_CS_fsm1(1 downto 1));
    end process;


    -- ap_sig_cseq_ST_st0_fsm1_0 assign process. --
    ap_sig_cseq_ST_st0_fsm1_0_assign_proc : process(ap_sig_bdd_34)
    begin
        if (ap_sig_bdd_34) then 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st0_fsm1_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm0_0 assign process. --
    ap_sig_cseq_ST_st1_fsm0_0_assign_proc : process(ap_sig_bdd_23)
    begin
        if (ap_sig_bdd_23) then 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm0_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm1_1 assign process. --
    ap_sig_cseq_ST_st2_fsm1_1_assign_proc : process(ap_sig_bdd_74)
    begin
        if (ap_sig_bdd_74) then 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm1_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ioackin_memRdCmd_V_TREADY assign process. --
    ap_sig_ioackin_memRdCmd_V_TREADY_assign_proc : process(memRdCmd_V_TREADY, ap_reg_ioackin_memRdCmd_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_memRdCmd_V_TREADY)) then 
            ap_sig_ioackin_memRdCmd_V_TREADY <= memRdCmd_V_TREADY;
        else 
            ap_sig_ioackin_memRdCmd_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    -- flashDemux2getPath_V_read assign process. --
    flashDemux2getPath_V_read_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st1_fsm0_0, tmp19_nbreadreq_fu_60_p3, ap_sig_bdd_52, tmp19_reg_149, ap_sig_bdd_63, ap_sig_ioackin_memRdCmd_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm0_0) and not((tmp19_nbreadreq_fu_60_p3 = ap_const_lv1_0)) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_52 or ((ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY))) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1)))))) then 
            flashDemux2getPath_V_read <= ap_const_logic_1;
        else 
            flashDemux2getPath_V_read <= ap_const_logic_0;
        end if; 
    end process;

    flash_Disp2rec_V_V_din <= tmp_V_reg_158;

    -- flash_Disp2rec_V_V_write assign process. --
    flash_Disp2rec_V_V_write_assign_proc : process(ap_done_reg, tmp19_reg_149, ap_sig_bdd_63, ap_sig_ioackin_memRdCmd_V_TREADY, ap_sig_cseq_ST_st2_fsm1_1)
    begin
        if ((not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63 or (not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_0 = ap_sig_ioackin_memRdCmd_V_TREADY)))))) then 
            flash_Disp2rec_V_V_write <= ap_const_logic_1;
        else 
            flash_Disp2rec_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    getCtrlWord_address_V_fu_89_p1 <= flashDemux2getPath_V_dout(32 - 1 downto 0);
    getCtrlWord_count_V_fu_130_p3 <= 
        tmp_99_fu_125_p2 when (tmp_77_fu_120_p2(0) = '1') else 
        tmp_100_reg_164;
    memRdCmd_V_TDATA <= std_logic_vector(resize(unsigned(tmp_1_fu_137_p3),48));

    -- memRdCmd_V_TVALID assign process. --
    memRdCmd_V_TVALID_assign_proc : process(ap_done_reg, tmp19_reg_149, ap_sig_bdd_63, ap_sig_cseq_ST_st2_fsm1_1, ap_reg_ioackin_memRdCmd_V_TREADY)
    begin
        if ((not((ap_const_lv1_0 = tmp19_reg_149)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm1_1) and not(((ap_done_reg = ap_const_logic_1) or ap_sig_bdd_63)) and (ap_const_logic_0 = ap_reg_ioackin_memRdCmd_V_TREADY))) then 
            memRdCmd_V_TVALID <= ap_const_logic_1;
        else 
            memRdCmd_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    op2_assign_fu_113_p3 <= (tmp_100_reg_164 & ap_const_lv3_0);
    tmp19_nbreadreq_fu_60_p3 <= (0=>flashDemux2getPath_V_empty_n, others=>'-');
    tmp_1_fu_137_p3 <= (getCtrlWord_count_V_fu_130_p3 & getCtrlWord_address_V_reg_153);
    tmp_77_fu_120_p2 <= "1" when (unsigned(tmp_V_reg_158) > unsigned(op2_assign_fu_113_p3)) else "0";
    tmp_99_fu_125_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_100_reg_164));
end behav;
