<stg><name>Loop_1_proc1_Pipeline_1</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln35"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i2 0, i2 %phi_ln35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %arrayctor.loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i:0 %phi_ln35_load = load i2 %phi_ln35

]]></Node>
<StgValue><ssdm name="phi_ln35_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:1 %pe_array_pe_val_3_addr = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:2 %pe_array_pe_val_2_addr = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:3 %pe_array_pe_val_1_addr = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:4 %pe_array_pe_b_pass_0_addr = getelementptr i32 %pe_array_pe_b_pass_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_0_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:5 %pe_array_pe_b_pass_1_addr = getelementptr i32 %pe_array_pe_b_pass_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_1_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:6 %pe_array_pe_b_pass_2_addr = getelementptr i32 %pe_array_pe_b_pass_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_2_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:7 %pe_array_pe_a_pass_3_addr = getelementptr i32 %pe_array_pe_a_pass_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_3_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:8 %pe_array_pe_val_3_addr_7 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:9 %pe_array_pe_a_pass_2_addr = getelementptr i32 %pe_array_pe_a_pass_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:10 %pe_array_pe_val_2_addr_7 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:11 %pe_array_pe_a_pass_1_addr = getelementptr i32 %pe_array_pe_a_pass_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:12 %pe_array_pe_val_1_addr_7 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:13 %pe_array_pe_b_pass_0_addr_4 = getelementptr i32 %pe_array_pe_b_pass_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_0_addr_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:14 %pe_array_pe_b_pass_1_addr_4 = getelementptr i32 %pe_array_pe_b_pass_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_1_addr_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:15 %pe_array_pe_b_pass_2_addr_4 = getelementptr i32 %pe_array_pe_b_pass_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_2_addr_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:16 %pe_array_pe_a_pass_3_addr_4 = getelementptr i32 %pe_array_pe_a_pass_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_3_addr_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:17 %pe_array_pe_val_3_addr_8 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:18 %pe_array_pe_a_pass_2_addr_4 = getelementptr i32 %pe_array_pe_a_pass_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_2_addr_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:19 %pe_array_pe_val_2_addr_8 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:20 %pe_array_pe_a_pass_1_addr_4 = getelementptr i32 %pe_array_pe_a_pass_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_1_addr_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:21 %pe_array_pe_val_1_addr_8 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:22 %pe_array_pe_b_pass_0_addr_5 = getelementptr i32 %pe_array_pe_b_pass_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_0_addr_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:23 %pe_array_pe_b_pass_1_addr_5 = getelementptr i32 %pe_array_pe_b_pass_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_1_addr_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:24 %pe_array_pe_b_pass_2_addr_5 = getelementptr i32 %pe_array_pe_b_pass_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_2_addr_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:25 %pe_array_pe_a_pass_3_addr_5 = getelementptr i32 %pe_array_pe_a_pass_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_3_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:26 %pe_array_pe_val_3_addr_9 = getelementptr i32 %pe_array_pe_val_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_3_addr_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:27 %pe_array_pe_a_pass_2_addr_5 = getelementptr i32 %pe_array_pe_a_pass_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_2_addr_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:28 %pe_array_pe_val_2_addr_9 = getelementptr i32 %pe_array_pe_val_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_2_addr_9"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:29 %pe_array_pe_a_pass_1_addr_5 = getelementptr i32 %pe_array_pe_a_pass_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_1_addr_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:30 %pe_array_pe_val_1_addr_9 = getelementptr i32 %pe_array_pe_val_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_1_addr_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:31 %pe_array_pe_b_pass_0_addr_6 = getelementptr i32 %pe_array_pe_b_pass_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_0_addr_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:32 %pe_array_pe_b_pass_1_addr_6 = getelementptr i32 %pe_array_pe_b_pass_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_1_addr_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:33 %pe_array_pe_b_pass_2_addr_6 = getelementptr i32 %pe_array_pe_b_pass_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_b_pass_2_addr_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:34 %pe_array_pe_a_pass_0_addr = getelementptr i32 %pe_array_pe_a_pass_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:35 %pe_array_pe_a_pass_1_addr_6 = getelementptr i32 %pe_array_pe_a_pass_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_1_addr_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:36 %pe_array_pe_a_pass_2_addr_6 = getelementptr i32 %pe_array_pe_a_pass_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_2_addr_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:37 %pe_array_pe_a_pass_3_addr_6 = getelementptr i32 %pe_array_pe_a_pass_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_3_addr_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:38 %pe_array_pe_a_pass_0_addr_4 = getelementptr i32 %pe_array_pe_a_pass_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_0_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:39 %pe_array_pe_val_0_addr = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:40 %pe_array_pe_a_pass_0_addr_5 = getelementptr i32 %pe_array_pe_a_pass_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_0_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:41 %pe_array_pe_val_0_addr_7 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr_7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:42 %pe_array_pe_a_pass_0_addr_6 = getelementptr i32 %pe_array_pe_a_pass_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_a_pass_0_addr_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:43 %pe_array_pe_val_0_addr_8 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr_8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i:44 %pe_array_pe_val_0_addr_9 = getelementptr i32 %pe_array_pe_val_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="pe_array_pe_val_0_addr_9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop.i.i:45 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i:46 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i:47 %add_ln35 = add i2 %phi_ln35_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i:48 %switch_ln12 = switch i2 %phi_ln35_load, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln12"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch14:0 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln12 = br void %arrayctor.loop.i.i147377

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch13:0 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln12 = br void %arrayctor.loop.i.i147377

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch12:0 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_0_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln12 = br void %arrayctor.loop.i.i147377

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch15:0 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln12 = br void %arrayctor.loop.i.i147377

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i147377:0 %switch_ln13 = switch i2 %phi_ln35_load, void %arrayctor.loop.i.i147261493, i2 0, void %branch36, i2 1, void %branch37, i2 2, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch38:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln13 = br void %arrayctor.loop.i.i147261493

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch37:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln13 = br void %arrayctor.loop.i.i147261493

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch36:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln13 = br void %arrayctor.loop.i.i147261493

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i147261493:0 %switch_ln14 = switch i2 %phi_ln35_load, void %branch111, i2 0, void %branch108, i2 1, void %branch109, i2 2, void %branch110

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch110:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch110:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch110:2 %br_ln0 = br void %arrayctor.loop.i.i141371

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch109:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch109:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch109:2 %br_ln0 = br void %arrayctor.loop.i.i141371

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch108:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_0_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch108:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch108:2 %br_ln0 = br void %arrayctor.loop.i.i141371

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch111:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch111:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch111:2 %br_ln0 = br void %arrayctor.loop.i.i141371

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i141371:0 %switch_ln13 = switch i2 %phi_ln35_load, void %arrayctor.loop.i.i141255487, i2 0, void %branch32, i2 1, void %branch33, i2 2, void %branch34

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch34:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln13 = br void %arrayctor.loop.i.i141255487

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch33:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln13 = br void %arrayctor.loop.i.i141255487

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch32:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln13 = br void %arrayctor.loop.i.i141255487

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i141255487:0 %switch_ln14 = switch i2 %phi_ln35_load, void %branch107, i2 0, void %branch104, i2 1, void %branch105, i2 2, void %branch106

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch106:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch105:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch104:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch107:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch106:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch106:2 %br_ln0 = br void %arrayctor.loop.i.i135365

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch105:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch105:2 %br_ln0 = br void %arrayctor.loop.i.i135365

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch104:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch104:2 %br_ln0 = br void %arrayctor.loop.i.i135365

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch107:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch107:2 %br_ln0 = br void %arrayctor.loop.i.i135365

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i135365:0 %switch_ln13 = switch i2 %phi_ln35_load, void %arrayctor.loop.i.i135249481, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch30:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln13 = br void %arrayctor.loop.i.i135249481

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch29:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln13 = br void %arrayctor.loop.i.i135249481

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch28:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln13 = br void %arrayctor.loop.i.i135249481

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i135249481:0 %switch_ln14 = switch i2 %phi_ln35_load, void %branch103, i2 0, void %branch100, i2 1, void %branch101, i2 2, void %branch102

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch102:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch102:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_2_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch102:2 %br_ln0 = br void %arrayctor.loop.i.i129359

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch101:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch101:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_1_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch101:2 %br_ln0 = br void %arrayctor.loop.i.i129359

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch100:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch100:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch100:2 %br_ln0 = br void %arrayctor.loop.i.i129359

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch103:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch103:1 %store_ln12 = store i32 0, i2 %pe_array_pe_a_pass_3_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch103:2 %br_ln0 = br void %arrayctor.loop.i.i129359

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i129359:0 %switch_ln13 = switch i2 %phi_ln35_load, void %arrayctor.loop.i.i129243475, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch26:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_2_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln13 = br void %arrayctor.loop.i.i129243475

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch25:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_1_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln13 = br void %arrayctor.loop.i.i129243475

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch24:0 %store_ln13 = store i32 0, i2 %pe_array_pe_b_pass_0_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln13 = br void %arrayctor.loop.i.i129243475

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayctor.loop.i.i129243475:0 %switch_ln14 = switch i2 %phi_ln35_load, void %branch99, i2 0, void %branch96, i2 1, void %branch97, i2 2, void %branch98

]]></Node>
<StgValue><ssdm name="switch_ln14"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch98:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_2_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch98:1 %br_ln14 = br void %arrayctor.loop.i.i129243475610

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch97:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch97:1 %br_ln14 = br void %arrayctor.loop.i.i129243475610

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch96:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch96:1 %br_ln14 = br void %arrayctor.loop.i.i129243475610

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch99:0 %store_ln14 = store i32 0, i2 %pe_array_pe_val_3_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln35_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch99:1 %br_ln14 = br void %arrayctor.loop.i.i129243475610

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i129243475610:0 %icmp_ln35 = icmp_eq  i2 %phi_ln35_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i129243475610:1 %br_ln35 = br i1 %icmp_ln35, void %arrayctor.loop.i.i129243475610.arrayctor.loop.i.i_crit_edge, void %.preheader.i.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayctor.loop.i.i129243475610.arrayctor.loop.i.i_crit_edge:0 %store_ln35 = store i2 %add_ln35, i2 %phi_ln35

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i129243475610.arrayctor.loop.i.i_crit_edge:1 %br_ln35 = br void %arrayctor.loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0">
<![CDATA[
.preheader.i.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
