
---------- Begin Simulation Statistics ----------
final_tick                               354467806790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               76208151                       # Simulator instruction rate (inst/s)
host_mem_usage                                1479932                       # Number of bytes of host memory used
host_op_rate                                140013534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.00                       # Real time elapsed on the host
host_tick_rate                            18461693496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    76369132                       # Number of instructions simulated
sim_ops                                     140322007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018503                       # Number of seconds simulated
sim_ticks                                 18502676000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   9336666874500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         2176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               544000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             1374000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1890000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              272000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                  802                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 802                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 286                       # Transaction distribution
system.iobus.trans_dist::WriteResp                286                       # Transaction distribution
system.iobus.trans_dist::MessageReq               272                       # Transaction distribution
system.iobus.trans_dist::MessageResp              272                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55178.59                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29240.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    245336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     48190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10490.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1008.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.41                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    106075900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106075900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        27239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker        41508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    106075900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19274617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125419264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        27239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker        41508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    106075900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31951757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138096403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12677139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12677139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        35485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    529.617359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   334.161124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.027453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7887     22.23%     22.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4882     13.76%     35.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3056      8.61%     44.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2168      6.11%     50.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2370      6.68%     57.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1309      3.69%     61.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1834      5.17%     66.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1358      3.83%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10621     29.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35485                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               18662400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2320592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  629952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  132288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               234561                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1962688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1962688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1962688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       356632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2320592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       234561                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          234561                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker           96                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       245336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        55948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     39952.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     39031.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28309.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28154.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1962688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       301440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 25942.193442721476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 38048.550382658163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 106075899.507725268602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16291697.482029085979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      2517000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      3747000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   6945230000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1575166250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        33881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14853941.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        13025                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 703952.228315515094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 503266387500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 31807                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              621660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1946                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       245336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        55948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              301443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        33881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33881                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              8916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007204951250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2256.457364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1113.057058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4918.769774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           71     55.04%     55.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           34     26.36%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           10      7.75%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      3.10%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.78%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      2.33%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.78%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.78%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.78%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            2      1.55%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  291554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    301443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  5962                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                  1116                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 10611                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                283754                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      301443                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.99                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   256590                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   9843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1458000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   18502704000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              8526660250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3059160250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.264135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              128     99.22%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    33881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                 1965                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                 1078                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 4065                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                26773                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      33881                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                76.81                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1593                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2305579890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                141579060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5866458810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            606.248296                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     20040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     616980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     13437000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    466159500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4522073750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12864237000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             38675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 75232080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       179051520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1125713820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1458540720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         16977060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11217215790                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          13343803250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                8472060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2052258780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                111840960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5322811050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            587.873077                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     43179500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     612560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    139547750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2051461500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3989700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11666258000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             55391520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 59437290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       787746720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               956431560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1448091840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         80594400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10877225070                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          13855929000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2317680                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       490672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       490672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave         2176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       179658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       181898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 673432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1962688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1962688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       591193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       592409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2557457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1374000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               64000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              544000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           369205500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             272000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          558494000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          163553750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             237000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             157000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            336716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  336716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              336716                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              302228                       # Transaction distribution
system.membus.trans_dist::ReadResp             302228                       # Transaction distribution
system.membus.trans_dist::WriteReq              34199                       # Transaction distribution
system.membus.trans_dist::WriteResp             34199                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                17                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               17                       # Transaction distribution
system.membus.trans_dist::MessageReq              272                       # Transaction distribution
system.membus.trans_dist::MessageResp             272                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     41460                       # Number of branches fetched
system.switch_cpus.committedInsts              193568                       # Number of instructions committed
system.switch_cpus.committedOps                398156                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               55962                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    13                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               33916                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 354467806790000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              245360                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    24                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 37005904                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           37005904                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       166752                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       113638                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        23566                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           2265                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  2265                       # number of float instructions
system.switch_cpus.num_fp_register_reads         3429                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         1608                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               13040                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        393308                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               393308                       # number of integer instructions
system.switch_cpus.num_int_register_reads       797987                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       319327                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               56707                       # Number of load instructions
system.switch_cpus.num_mem_refs                 90902                       # number of memory refs
system.switch_cpus.num_store_insts              34195                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1325      0.33%      0.33% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            303921     76.33%     76.66% # Class of executed instruction
system.switch_cpus.op_class::IntMult              266      0.07%     76.73% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               364      0.09%     76.82% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              63      0.02%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              6      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              1      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     76.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              426      0.11%     76.95% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     76.95% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              236      0.06%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             551      0.14%     77.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     77.14% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     77.14% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              2      0.00%     77.15% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     77.15% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     77.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd           34      0.01%     77.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     77.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     77.15% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt           45      0.01%     77.16% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     77.16% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.16% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult           18      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     77.17% # Class of executed instruction
system.switch_cpus.op_class::MemRead            56398     14.16%     91.33% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           33784      8.49%     99.82% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          309      0.08%     99.90% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          411      0.10%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             398160                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 7413579126000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               377227765765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 958114                       # Simulator instruction rate (inst/s)
host_mem_usage                                1500412                       # Number of bytes of host memory used
host_op_rate                                  1806385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    98.66                       # Real time elapsed on the host
host_tick_rate                           230887857996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    94523537                       # Number of instructions simulated
sim_ops                                     178210595                       # Number of ops (including micro ops) simulated
sim_seconds                                 22.778462                       # Number of seconds simulated
sim_ticks                                22778461651000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   32096625849500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         5612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iobridge.slave       344422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total       344422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  353930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         3172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         1459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4631                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iobridge.slave     10998040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total     10998040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11004627                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               978750                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             1842000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           446021328                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy              4636000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6317000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy           859798000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              489000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq               174263                       # Transaction distribution
system.iobus.trans_dist::ReadResp              174263                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2213                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2213                       # Transaction distribution
system.iobus.trans_dist::MessageReq               489                       # Transaction distribution
system.iobus.trans_dist::MessageResp              489                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     684817.88                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                30548.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.pc.south_bridge.ide::samples    172211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples      3483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples      2187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples  23942577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5386942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11798.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        81.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      27.04                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      8408847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8408847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pc.south_bridge.ide       482826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker         1268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker          790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      8408847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      1769798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10663529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.pc.south_bridge.ide       482826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker         1268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker          790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      8408847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      2817857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             11711588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      1048059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1048059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      4465122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    422.938801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.919263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.809906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1415910     31.71%     31.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       748317     16.76%     48.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       400253      8.96%     57.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       291328      6.52%     63.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       217355      4.87%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       159558      3.57%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       124734      2.79%     75.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       117591      2.63%     77.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       990076     22.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4465122                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM             1864287232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               242898787                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                52345792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24186112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             23873174                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    191540608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     191540608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.pc.south_bridge.ide     10998040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker        28872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker        17984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst    191540608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     40313275                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242898779                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data     23873174                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23873174                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.pc.south_bridge.ide       172211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker         3609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker         2248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst     23942577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5826746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.pc.south_bridge.ide     53112.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     43770.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     42506.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28974.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32049.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.pc.south_bridge.ide     10998040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker        27864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker        17496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    191540616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     35082843                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.pc.south_bridge.ide 482826.284255116654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 1223.260834156320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 768.094012144666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8408847.749891448766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1540176.133819810580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.pc.south_bridge.ide   9146628501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker    157967750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker     95555000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 693715302786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 186746675908                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data      3314681                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data 185557397.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data      2448010                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 107470.383097294442                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 615063578745750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts               2936769                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        23608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            61968634                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             354875                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        23608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.pc.south_bridge.ide       172211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker         3609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker         2248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst     23942576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5826746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29947390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data      3314681                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3314681                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    84.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0           3156715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3754559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            557786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1469222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3917161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1662595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1927659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1526268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1445630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1080169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1825573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1844812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           277387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1425243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2354364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           904345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5367                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.855922954750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        23608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1233.849712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    921.772177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11573     49.02%     49.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        10375     43.95%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          921      3.90%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          406      1.72%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          134      0.57%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           83      0.35%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           43      0.18%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           38      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           15      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                28946131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   21940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   31816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   17307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                  29947391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                202771                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                 70070                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2               1115175                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              28387583                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                171792                       # Read request sizes (log2)
system.mem_ctrls.readReqs                    29947391                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 84.91                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                 24732484                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                 817903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat               145647440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  22778461734000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            889862129945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 343684229945                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        23608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.148220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23541     99.72%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      0.13%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  3314681                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0               129581                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                58978                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               345833                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3              2780289                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    3314681                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                81.97                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  309793                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         267864929040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy              21820346940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    554601553740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            271.631971                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3236916000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63389560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 20878166021000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  84378060168                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  533152029926                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1216139315156                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           4686866400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy              11597781855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     32407645920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy            128319915780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         149852919840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     5014690767000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           6187358429625                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         22178683060824                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1499403240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         171166949580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy              10060666980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    560293523010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            267.806612                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   6364941500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   61716460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 20925442132000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 234187483194                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  321967833708                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1228782831348                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           5633535840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               5347359930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     89927871840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             79664742780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145897711440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     5031716956800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           6100222636140                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         22388411108292                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              473276520                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port       344422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total       344422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port     47885153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total     47885153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave         8530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio        11738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port     18282854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total     18303122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port         4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         4496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port         7218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total         7218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66545389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         1956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         1956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port     10998040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total     10998040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port    191540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total    191540608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave         4631                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio        23476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port     64186449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total     64214556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total        17984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port        28872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        28872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               266802016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             6478000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11738000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              978250                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         36576784124                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             489250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          869819847                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        54640670714                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy        16940825885                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy            5680000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy            9083250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33272695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33272695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33272695                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq            29944023                       # Transaction distribution
system.membus.trans_dist::ReadResp           29944022                       # Transaction distribution
system.membus.trans_dist::WriteReq            3322763                       # Transaction distribution
system.membus.trans_dist::WriteResp           3322763                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              5420                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             5420                       # Transaction distribution
system.membus.trans_dist::MessageReq              489                       # Transaction distribution
system.membus.trans_dist::MessageResp             489                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes     10994688                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages         2671                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs         2716                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                   3793686                       # Number of branches fetched
system.switch_cpus.committedInsts            18347973                       # Number of instructions committed
system.switch_cpus.committedOps              38286744                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses             5827519                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   761                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses             3320768                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   151                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.918981                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 377227765765000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            23943140                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   563                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.081019                       # Percentage of non-idle cycles
system.switch_cpus.numCycles              45556923854                       # number of cpu cycles simulated
system.switch_cpus.numPwrStateTransitions        11082                       # Number of power state transitions
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       3690980556.724376                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     18334800                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     11950864                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      2220328                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           2265                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  2265                       # number of float instructions
system.switch_cpus.num_fp_register_reads         3429                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         1608                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             1220668                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       41865943297.275627                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      38027976                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             38027976                       # number of integer instructions
system.switch_cpus.num_int_register_reads     76405636                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     31169998                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             5828797                       # Number of load instructions
system.switch_cpus.num_mem_refs               9151480                       # number of memory refs
system.switch_cpus.num_store_insts            3322683                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        206264      0.54%      0.54% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          28812656     75.25%     75.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult           117041      0.31%     76.10% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              9160      0.02%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              63      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              6      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              1      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              426      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              236      0.00%     76.12% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             551      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              2      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd           34      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt           45      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult           18      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead          5817406     15.19%     91.32% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         3322272      8.68%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          309      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          411      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           38286901                       # Class of executed instruction
system.switch_cpus.pwrStateClkGateDist::samples         5541                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean 3777832772.965169                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 82189602.928560                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10         5541    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value   1022300000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value   3814164000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total         5541                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON 9240566706000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED 20932971395000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
