$date
	Tue Oct  7 13:40:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_timer $end
$var wire 1 ! pulse $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$scope module u_timer $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ count_eq11 $end
$var reg 4 % count [3:0] $end
$var reg 1 ! pulse $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
0#
0"
x!
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1#
1"
#100
0"
#110
0$
b0 %
1"
#120
0"
#130
0!
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
0#
1"
#200
0"
#210
b1 %
1"
#220
0"
#230
b10 %
1"
#240
0"
#250
b11 %
1"
#260
0"
#270
b100 %
1"
#280
0"
#290
b101 %
1"
#300
0"
#310
b110 %
1"
#320
0"
#330
b111 %
1"
#340
0"
#350
b1000 %
1"
#360
0"
#370
b1001 %
1"
#380
0"
#390
b1010 %
1"
#400
0"
#410
1$
b1011 %
1"
#420
0"
#430
1!
0$
b0 %
1"
#440
0"
#450
b1 %
0!
1"
#460
0"
#470
b10 %
1"
#480
0"
#490
b11 %
1"
#500
0"
#510
b100 %
1"
#520
0"
#530
b101 %
1"
#540
0"
#550
b110 %
1"
#560
0"
#570
b111 %
1"
#580
0"
#590
b1000 %
1"
#600
0"
#610
b1001 %
1"
#620
0"
#630
b1010 %
1"
#640
0"
#650
1$
b1011 %
1"
#660
0"
#670
1!
0$
b0 %
1"
#680
0"
#690
b1 %
0!
1"
#700
0"
#710
b10 %
1"
#720
0"
#730
b11 %
1"
#740
0"
#750
b100 %
1"
#760
0"
#770
b101 %
1"
#780
0"
#790
b110 %
1"
#800
0"
#810
b111 %
1"
#820
0"
#830
b1000 %
1"
#840
0"
#850
b1001 %
1"
#860
0"
#870
b1010 %
1"
#880
0"
#890
1$
b1011 %
1"
#900
0"
#910
1!
0$
b0 %
1"
#920
0"
#930
b1 %
0!
1"
#940
0"
#950
b10 %
1"
#960
0"
#970
b11 %
1"
#980
0"
#990
b100 %
1"
#1000
0"
