INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Vivado_code/Question_6/Division8/Division8.srcs/sources_1/new/Division8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Division8
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Vivado_code/Question_6/Division8/Division8.srcs/sources_1/new/Division8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Division8_tb
ERROR: [VRFC 10-487] character ' ' is not in element type std_logic [F:/Xilinx/Vivado_code/Question_6/Division8/Division8.srcs/sources_1/new/Division8_tb.vhd:47]
ERROR: [VRFC 10-487] character ' ' is not in element type std_logic [F:/Xilinx/Vivado_code/Question_6/Division8/Division8.srcs/sources_1/new/Division8_tb.vhd:48]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [F:/Xilinx/Vivado_code/Question_6/Division8/Division8.srcs/sources_1/new/Division8_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file F:/Xilinx/Vivado_code/Question_6/Division8/Division8.srcs/sources_1/new/Division8_tb.vhd ignored due to errors
