// Seed: 746572831
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4, id_5, id_6;
  wire id_7;
  tri0 id_8, id_9;
  assign id_6 = 1;
  assign id_9 = 1;
  id_10(
      1'h0
  );
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6,
    input logic id_7,
    output uwire id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input wand id_13,
    output wand id_14
);
  always begin : LABEL_0
    begin : LABEL_0
      id_3 <= 1;
      id_3 = 1;
    end
  end
  wire id_16, id_17;
  id_18 :
  assert property (@(posedge 1) id_9) assign id_14 = id_7;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  assign modCall_1.type_13 = 0;
  assign id_1 = id_13;
  wire id_20;
  wor  id_21 = 1, id_22;
  id_23(
      id_11, ~|1'b0, id_13, 1'b0 == id_22
  );
endmodule
