xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
xst -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -ifn "/home/aelg/projekt/VHDL/Lab1/sender.xst" -ofn "/home/aelg/projekt/VHDL/Lab1/sender.syr"
ngdbuild -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -dd _ngo  -i -p xc9536-PC44-5 "sender.ngc" sender.ngd
cpldfit -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -p xc9536-5-PC44 -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 36 -pterms 25 -power std -localfbk -pinfbk sender.ngd
XSLTProcess -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" sender_build.xml
tsim -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise sender sender.nga
taengine -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -intstyle ise -f sender -w --format html1 -l /home/aelg/projekt/VHDL/Lab1/sender_html/tim/timing_report.htm
hprep6 -ise "/home/aelg/projekt/VHDL/Lab1/Lab1.ise" -s IEEE1149 -n sender -i sender
