|edge_detection
clk => clk.IN4
write => write.IN1
input_0[0] => input_0[0].IN1
input_0[1] => input_0[1].IN1
input_0[2] => input_0[2].IN1
input_0[3] => input_0[3].IN1
input_0[4] => input_0[4].IN1
input_0[5] => input_0[5].IN1
input_0[6] => input_0[6].IN1
input_0[7] => input_0[7].IN1
input_1[0] => input_1[0].IN1
input_1[1] => input_1[1].IN1
input_1[2] => input_1[2].IN1
input_1[3] => input_1[3].IN1
input_1[4] => input_1[4].IN1
input_1[5] => input_1[5].IN1
input_1[6] => input_1[6].IN1
input_1[7] => input_1[7].IN1
input_2[0] => input_2[0].IN1
input_2[1] => input_2[1].IN1
input_2[2] => input_2[2].IN1
input_2[3] => input_2[3].IN1
input_2[4] => input_2[4].IN1
input_2[5] => input_2[5].IN1
input_2[6] => input_2[6].IN1
input_2[7] => input_2[7].IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
out_pix[0] <= threshold:thresholde.port1
out_pix[1] <= threshold:thresholde.port1


|edge_detection|rgb_to_grayscale:rgb_to_gray
in_pix_r[0] => ~NO_FANOUT~
in_pix_r[1] => ~NO_FANOUT~
in_pix_r[2] => Add0.IN12
in_pix_r[3] => Add0.IN11
in_pix_r[4] => Add0.IN10
in_pix_r[5] => Add0.IN8
in_pix_r[5] => Add0.IN9
in_pix_r[6] => Add0.IN6
in_pix_r[6] => Add0.IN7
in_pix_r[7] => Add0.IN4
in_pix_r[7] => Add0.IN5
in_pix_g[0] => ~NO_FANOUT~
in_pix_g[1] => Add1.IN14
in_pix_g[2] => Add1.IN13
in_pix_g[3] => Add1.IN12
in_pix_g[4] => Add1.IN11
in_pix_g[4] => Add2.IN16
in_pix_g[5] => Add1.IN10
in_pix_g[5] => Add2.IN15
in_pix_g[6] => Add1.IN9
in_pix_g[6] => Add2.IN14
in_pix_g[7] => Add1.IN8
in_pix_g[7] => Add2.IN13
in_pix_b[0] => ~NO_FANOUT~
in_pix_b[1] => ~NO_FANOUT~
in_pix_b[2] => ~NO_FANOUT~
in_pix_b[3] => ~NO_FANOUT~
in_pix_b[4] => Add3.IN16
in_pix_b[5] => Add3.IN15
in_pix_b[5] => Add4.IN16
in_pix_b[6] => Add3.IN14
in_pix_b[6] => Add4.IN15
in_pix_b[7] => Add3.IN13
in_pix_b[7] => Add4.IN14
out_gray_pix[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
out_gray_pix[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_to_gauss:gauss_buffer
clk => clk.IN4
write => write.IN4
serial_in[0] => q24[0].DATAIN
serial_in[1] => q24[1].DATAIN
serial_in[2] => q24[2].DATAIN
serial_in[3] => q24[3].DATAIN
serial_in[4] => q24[4].DATAIN
serial_in[5] => q24[5].DATAIN
serial_in[6] => q24[6].DATAIN
serial_in[7] => q24[7].DATAIN
out0[0] <= q0[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= q0[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= q0[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= q0[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= q0[4].DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= q0[5].DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= q0[6].DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= q0[7].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= q1[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= q1[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= q1[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= q1[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= q1[4].DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= q1[5].DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= q1[6].DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= q1[7].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= q2[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= q2[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= q2[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= q2[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= q2[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= q2[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= q2[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= q2[7].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= q3[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= q3[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= q3[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= q3[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= q3[4].DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= q3[5].DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= q3[6].DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= q3[7].DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= q4[0].DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= q4[1].DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= q4[2].DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= q4[3].DB_MAX_OUTPUT_PORT_TYPE
out4[4] <= q4[4].DB_MAX_OUTPUT_PORT_TYPE
out4[5] <= q4[5].DB_MAX_OUTPUT_PORT_TYPE
out4[6] <= q4[6].DB_MAX_OUTPUT_PORT_TYPE
out4[7] <= q4[7].DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= q5[0].DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= q5[1].DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= q5[2].DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= q5[3].DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= q5[4].DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= q5[5].DB_MAX_OUTPUT_PORT_TYPE
out5[6] <= q5[6].DB_MAX_OUTPUT_PORT_TYPE
out5[7] <= q5[7].DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= q6[0].DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= q6[1].DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= q6[2].DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= q6[3].DB_MAX_OUTPUT_PORT_TYPE
out6[4] <= q6[4].DB_MAX_OUTPUT_PORT_TYPE
out6[5] <= q6[5].DB_MAX_OUTPUT_PORT_TYPE
out6[6] <= q6[6].DB_MAX_OUTPUT_PORT_TYPE
out6[7] <= q6[7].DB_MAX_OUTPUT_PORT_TYPE
out7[0] <= q7[0].DB_MAX_OUTPUT_PORT_TYPE
out7[1] <= q7[1].DB_MAX_OUTPUT_PORT_TYPE
out7[2] <= q7[2].DB_MAX_OUTPUT_PORT_TYPE
out7[3] <= q7[3].DB_MAX_OUTPUT_PORT_TYPE
out7[4] <= q7[4].DB_MAX_OUTPUT_PORT_TYPE
out7[5] <= q7[5].DB_MAX_OUTPUT_PORT_TYPE
out7[6] <= q7[6].DB_MAX_OUTPUT_PORT_TYPE
out7[7] <= q7[7].DB_MAX_OUTPUT_PORT_TYPE
out8[0] <= q8[0].DB_MAX_OUTPUT_PORT_TYPE
out8[1] <= q8[1].DB_MAX_OUTPUT_PORT_TYPE
out8[2] <= q8[2].DB_MAX_OUTPUT_PORT_TYPE
out8[3] <= q8[3].DB_MAX_OUTPUT_PORT_TYPE
out8[4] <= q8[4].DB_MAX_OUTPUT_PORT_TYPE
out8[5] <= q8[5].DB_MAX_OUTPUT_PORT_TYPE
out8[6] <= q8[6].DB_MAX_OUTPUT_PORT_TYPE
out8[7] <= q8[7].DB_MAX_OUTPUT_PORT_TYPE
out9[0] <= q9[0].DB_MAX_OUTPUT_PORT_TYPE
out9[1] <= q9[1].DB_MAX_OUTPUT_PORT_TYPE
out9[2] <= q9[2].DB_MAX_OUTPUT_PORT_TYPE
out9[3] <= q9[3].DB_MAX_OUTPUT_PORT_TYPE
out9[4] <= q9[4].DB_MAX_OUTPUT_PORT_TYPE
out9[5] <= q9[5].DB_MAX_OUTPUT_PORT_TYPE
out9[6] <= q9[6].DB_MAX_OUTPUT_PORT_TYPE
out9[7] <= q9[7].DB_MAX_OUTPUT_PORT_TYPE
out10[0] <= q10[0].DB_MAX_OUTPUT_PORT_TYPE
out10[1] <= q10[1].DB_MAX_OUTPUT_PORT_TYPE
out10[2] <= q10[2].DB_MAX_OUTPUT_PORT_TYPE
out10[3] <= q10[3].DB_MAX_OUTPUT_PORT_TYPE
out10[4] <= q10[4].DB_MAX_OUTPUT_PORT_TYPE
out10[5] <= q10[5].DB_MAX_OUTPUT_PORT_TYPE
out10[6] <= q10[6].DB_MAX_OUTPUT_PORT_TYPE
out10[7] <= q10[7].DB_MAX_OUTPUT_PORT_TYPE
out11[0] <= q11[0].DB_MAX_OUTPUT_PORT_TYPE
out11[1] <= q11[1].DB_MAX_OUTPUT_PORT_TYPE
out11[2] <= q11[2].DB_MAX_OUTPUT_PORT_TYPE
out11[3] <= q11[3].DB_MAX_OUTPUT_PORT_TYPE
out11[4] <= q11[4].DB_MAX_OUTPUT_PORT_TYPE
out11[5] <= q11[5].DB_MAX_OUTPUT_PORT_TYPE
out11[6] <= q11[6].DB_MAX_OUTPUT_PORT_TYPE
out11[7] <= q11[7].DB_MAX_OUTPUT_PORT_TYPE
out12[0] <= q12[0].DB_MAX_OUTPUT_PORT_TYPE
out12[1] <= q12[1].DB_MAX_OUTPUT_PORT_TYPE
out12[2] <= q12[2].DB_MAX_OUTPUT_PORT_TYPE
out12[3] <= q12[3].DB_MAX_OUTPUT_PORT_TYPE
out12[4] <= q12[4].DB_MAX_OUTPUT_PORT_TYPE
out12[5] <= q12[5].DB_MAX_OUTPUT_PORT_TYPE
out12[6] <= q12[6].DB_MAX_OUTPUT_PORT_TYPE
out12[7] <= q12[7].DB_MAX_OUTPUT_PORT_TYPE
out13[0] <= q13[0].DB_MAX_OUTPUT_PORT_TYPE
out13[1] <= q13[1].DB_MAX_OUTPUT_PORT_TYPE
out13[2] <= q13[2].DB_MAX_OUTPUT_PORT_TYPE
out13[3] <= q13[3].DB_MAX_OUTPUT_PORT_TYPE
out13[4] <= q13[4].DB_MAX_OUTPUT_PORT_TYPE
out13[5] <= q13[5].DB_MAX_OUTPUT_PORT_TYPE
out13[6] <= q13[6].DB_MAX_OUTPUT_PORT_TYPE
out13[7] <= q13[7].DB_MAX_OUTPUT_PORT_TYPE
out14[0] <= q14[0].DB_MAX_OUTPUT_PORT_TYPE
out14[1] <= q14[1].DB_MAX_OUTPUT_PORT_TYPE
out14[2] <= q14[2].DB_MAX_OUTPUT_PORT_TYPE
out14[3] <= q14[3].DB_MAX_OUTPUT_PORT_TYPE
out14[4] <= q14[4].DB_MAX_OUTPUT_PORT_TYPE
out14[5] <= q14[5].DB_MAX_OUTPUT_PORT_TYPE
out14[6] <= q14[6].DB_MAX_OUTPUT_PORT_TYPE
out14[7] <= q14[7].DB_MAX_OUTPUT_PORT_TYPE
out15[0] <= q15[0].DB_MAX_OUTPUT_PORT_TYPE
out15[1] <= q15[1].DB_MAX_OUTPUT_PORT_TYPE
out15[2] <= q15[2].DB_MAX_OUTPUT_PORT_TYPE
out15[3] <= q15[3].DB_MAX_OUTPUT_PORT_TYPE
out15[4] <= q15[4].DB_MAX_OUTPUT_PORT_TYPE
out15[5] <= q15[5].DB_MAX_OUTPUT_PORT_TYPE
out15[6] <= q15[6].DB_MAX_OUTPUT_PORT_TYPE
out15[7] <= q15[7].DB_MAX_OUTPUT_PORT_TYPE
out16[0] <= q16[0].DB_MAX_OUTPUT_PORT_TYPE
out16[1] <= q16[1].DB_MAX_OUTPUT_PORT_TYPE
out16[2] <= q16[2].DB_MAX_OUTPUT_PORT_TYPE
out16[3] <= q16[3].DB_MAX_OUTPUT_PORT_TYPE
out16[4] <= q16[4].DB_MAX_OUTPUT_PORT_TYPE
out16[5] <= q16[5].DB_MAX_OUTPUT_PORT_TYPE
out16[6] <= q16[6].DB_MAX_OUTPUT_PORT_TYPE
out16[7] <= q16[7].DB_MAX_OUTPUT_PORT_TYPE
out17[0] <= q17[0].DB_MAX_OUTPUT_PORT_TYPE
out17[1] <= q17[1].DB_MAX_OUTPUT_PORT_TYPE
out17[2] <= q17[2].DB_MAX_OUTPUT_PORT_TYPE
out17[3] <= q17[3].DB_MAX_OUTPUT_PORT_TYPE
out17[4] <= q17[4].DB_MAX_OUTPUT_PORT_TYPE
out17[5] <= q17[5].DB_MAX_OUTPUT_PORT_TYPE
out17[6] <= q17[6].DB_MAX_OUTPUT_PORT_TYPE
out17[7] <= q17[7].DB_MAX_OUTPUT_PORT_TYPE
out18[0] <= q18[0].DB_MAX_OUTPUT_PORT_TYPE
out18[1] <= q18[1].DB_MAX_OUTPUT_PORT_TYPE
out18[2] <= q18[2].DB_MAX_OUTPUT_PORT_TYPE
out18[3] <= q18[3].DB_MAX_OUTPUT_PORT_TYPE
out18[4] <= q18[4].DB_MAX_OUTPUT_PORT_TYPE
out18[5] <= q18[5].DB_MAX_OUTPUT_PORT_TYPE
out18[6] <= q18[6].DB_MAX_OUTPUT_PORT_TYPE
out18[7] <= q18[7].DB_MAX_OUTPUT_PORT_TYPE
out19[0] <= q19[0].DB_MAX_OUTPUT_PORT_TYPE
out19[1] <= q19[1].DB_MAX_OUTPUT_PORT_TYPE
out19[2] <= q19[2].DB_MAX_OUTPUT_PORT_TYPE
out19[3] <= q19[3].DB_MAX_OUTPUT_PORT_TYPE
out19[4] <= q19[4].DB_MAX_OUTPUT_PORT_TYPE
out19[5] <= q19[5].DB_MAX_OUTPUT_PORT_TYPE
out19[6] <= q19[6].DB_MAX_OUTPUT_PORT_TYPE
out19[7] <= q19[7].DB_MAX_OUTPUT_PORT_TYPE
out20[0] <= q20[0].DB_MAX_OUTPUT_PORT_TYPE
out20[1] <= q20[1].DB_MAX_OUTPUT_PORT_TYPE
out20[2] <= q20[2].DB_MAX_OUTPUT_PORT_TYPE
out20[3] <= q20[3].DB_MAX_OUTPUT_PORT_TYPE
out20[4] <= q20[4].DB_MAX_OUTPUT_PORT_TYPE
out20[5] <= q20[5].DB_MAX_OUTPUT_PORT_TYPE
out20[6] <= q20[6].DB_MAX_OUTPUT_PORT_TYPE
out20[7] <= q20[7].DB_MAX_OUTPUT_PORT_TYPE
out21[0] <= q21[0].DB_MAX_OUTPUT_PORT_TYPE
out21[1] <= q21[1].DB_MAX_OUTPUT_PORT_TYPE
out21[2] <= q21[2].DB_MAX_OUTPUT_PORT_TYPE
out21[3] <= q21[3].DB_MAX_OUTPUT_PORT_TYPE
out21[4] <= q21[4].DB_MAX_OUTPUT_PORT_TYPE
out21[5] <= q21[5].DB_MAX_OUTPUT_PORT_TYPE
out21[6] <= q21[6].DB_MAX_OUTPUT_PORT_TYPE
out21[7] <= q21[7].DB_MAX_OUTPUT_PORT_TYPE
out22[0] <= q22[0].DB_MAX_OUTPUT_PORT_TYPE
out22[1] <= q22[1].DB_MAX_OUTPUT_PORT_TYPE
out22[2] <= q22[2].DB_MAX_OUTPUT_PORT_TYPE
out22[3] <= q22[3].DB_MAX_OUTPUT_PORT_TYPE
out22[4] <= q22[4].DB_MAX_OUTPUT_PORT_TYPE
out22[5] <= q22[5].DB_MAX_OUTPUT_PORT_TYPE
out22[6] <= q22[6].DB_MAX_OUTPUT_PORT_TYPE
out22[7] <= q22[7].DB_MAX_OUTPUT_PORT_TYPE
out23[0] <= q23[0].DB_MAX_OUTPUT_PORT_TYPE
out23[1] <= q23[1].DB_MAX_OUTPUT_PORT_TYPE
out23[2] <= q23[2].DB_MAX_OUTPUT_PORT_TYPE
out23[3] <= q23[3].DB_MAX_OUTPUT_PORT_TYPE
out23[4] <= q23[4].DB_MAX_OUTPUT_PORT_TYPE
out23[5] <= q23[5].DB_MAX_OUTPUT_PORT_TYPE
out23[6] <= q23[6].DB_MAX_OUTPUT_PORT_TYPE
out23[7] <= q23[7].DB_MAX_OUTPUT_PORT_TYPE
out24[0] <= q24[0].DB_MAX_OUTPUT_PORT_TYPE
out24[1] <= q24[1].DB_MAX_OUTPUT_PORT_TYPE
out24[2] <= q24[2].DB_MAX_OUTPUT_PORT_TYPE
out24[3] <= q24[3].DB_MAX_OUTPUT_PORT_TYPE
out24[4] <= q24[4].DB_MAX_OUTPUT_PORT_TYPE
out24[5] <= q24[5].DB_MAX_OUTPUT_PORT_TYPE
out24[6] <= q24[6].DB_MAX_OUTPUT_PORT_TYPE
out24[7] <= q24[7].DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component
data[0] => scfifo_ir41:auto_generated.data[0]
data[1] => scfifo_ir41:auto_generated.data[1]
data[2] => scfifo_ir41:auto_generated.data[2]
data[3] => scfifo_ir41:auto_generated.data[3]
data[4] => scfifo_ir41:auto_generated.data[4]
data[5] => scfifo_ir41:auto_generated.data[5]
data[6] => scfifo_ir41:auto_generated.data[6]
data[7] => scfifo_ir41:auto_generated.data[7]
q[0] <= scfifo_ir41:auto_generated.q[0]
q[1] <= scfifo_ir41:auto_generated.q[1]
q[2] <= scfifo_ir41:auto_generated.q[2]
q[3] <= scfifo_ir41:auto_generated.q[3]
q[4] <= scfifo_ir41:auto_generated.q[4]
q[5] <= scfifo_ir41:auto_generated.q[5]
q[6] <= scfifo_ir41:auto_generated.q[6]
q[7] <= scfifo_ir41:auto_generated.q[7]
wrreq => scfifo_ir41:auto_generated.wrreq
rdreq => scfifo_ir41:auto_generated.rdreq
clock => scfifo_ir41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_ir41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9d21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_9d21:dpfifo.data[0]
data[1] => a_dpfifo_9d21:dpfifo.data[1]
data[2] => a_dpfifo_9d21:dpfifo.data[2]
data[3] => a_dpfifo_9d21:dpfifo.data[3]
data[4] => a_dpfifo_9d21:dpfifo.data[4]
data[5] => a_dpfifo_9d21:dpfifo.data[5]
data[6] => a_dpfifo_9d21:dpfifo.data[6]
data[7] => a_dpfifo_9d21:dpfifo.data[7]
q[0] <= a_dpfifo_9d21:dpfifo.q[0]
q[1] <= a_dpfifo_9d21:dpfifo.q[1]
q[2] <= a_dpfifo_9d21:dpfifo.q[2]
q[3] <= a_dpfifo_9d21:dpfifo.q[3]
q[4] <= a_dpfifo_9d21:dpfifo.q[4]
q[5] <= a_dpfifo_9d21:dpfifo.q[5]
q[6] <= a_dpfifo_9d21:dpfifo.q[6]
q[7] <= a_dpfifo_9d21:dpfifo.q[7]
rdreq => a_dpfifo_9d21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_9d21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo
clock => altsyncram_peh1:FIFOram.clock0
clock => altsyncram_peh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_peh1:FIFOram.data_a[0]
data[1] => altsyncram_peh1:FIFOram.data_a[1]
data[2] => altsyncram_peh1:FIFOram.data_a[2]
data[3] => altsyncram_peh1:FIFOram.data_a[3]
data[4] => altsyncram_peh1:FIFOram.data_a[4]
data[5] => altsyncram_peh1:FIFOram.data_a[5]
data[6] => altsyncram_peh1:FIFOram.data_a[6]
data[7] => altsyncram_peh1:FIFOram.data_a[7]
q[0] <= altsyncram_peh1:FIFOram.q_b[0]
q[1] <= altsyncram_peh1:FIFOram.q_b[1]
q[2] <= altsyncram_peh1:FIFOram.q_b[2]
q[3] <= altsyncram_peh1:FIFOram.q_b[3]
q[4] <= altsyncram_peh1:FIFOram.q_b[4]
q[5] <= altsyncram_peh1:FIFOram.q_b[5]
q[6] <= altsyncram_peh1:FIFOram.q_b[6]
q[7] <= altsyncram_peh1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_0|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component
data[0] => scfifo_ir41:auto_generated.data[0]
data[1] => scfifo_ir41:auto_generated.data[1]
data[2] => scfifo_ir41:auto_generated.data[2]
data[3] => scfifo_ir41:auto_generated.data[3]
data[4] => scfifo_ir41:auto_generated.data[4]
data[5] => scfifo_ir41:auto_generated.data[5]
data[6] => scfifo_ir41:auto_generated.data[6]
data[7] => scfifo_ir41:auto_generated.data[7]
q[0] <= scfifo_ir41:auto_generated.q[0]
q[1] <= scfifo_ir41:auto_generated.q[1]
q[2] <= scfifo_ir41:auto_generated.q[2]
q[3] <= scfifo_ir41:auto_generated.q[3]
q[4] <= scfifo_ir41:auto_generated.q[4]
q[5] <= scfifo_ir41:auto_generated.q[5]
q[6] <= scfifo_ir41:auto_generated.q[6]
q[7] <= scfifo_ir41:auto_generated.q[7]
wrreq => scfifo_ir41:auto_generated.wrreq
rdreq => scfifo_ir41:auto_generated.rdreq
clock => scfifo_ir41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_ir41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9d21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_9d21:dpfifo.data[0]
data[1] => a_dpfifo_9d21:dpfifo.data[1]
data[2] => a_dpfifo_9d21:dpfifo.data[2]
data[3] => a_dpfifo_9d21:dpfifo.data[3]
data[4] => a_dpfifo_9d21:dpfifo.data[4]
data[5] => a_dpfifo_9d21:dpfifo.data[5]
data[6] => a_dpfifo_9d21:dpfifo.data[6]
data[7] => a_dpfifo_9d21:dpfifo.data[7]
q[0] <= a_dpfifo_9d21:dpfifo.q[0]
q[1] <= a_dpfifo_9d21:dpfifo.q[1]
q[2] <= a_dpfifo_9d21:dpfifo.q[2]
q[3] <= a_dpfifo_9d21:dpfifo.q[3]
q[4] <= a_dpfifo_9d21:dpfifo.q[4]
q[5] <= a_dpfifo_9d21:dpfifo.q[5]
q[6] <= a_dpfifo_9d21:dpfifo.q[6]
q[7] <= a_dpfifo_9d21:dpfifo.q[7]
rdreq => a_dpfifo_9d21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_9d21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo
clock => altsyncram_peh1:FIFOram.clock0
clock => altsyncram_peh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_peh1:FIFOram.data_a[0]
data[1] => altsyncram_peh1:FIFOram.data_a[1]
data[2] => altsyncram_peh1:FIFOram.data_a[2]
data[3] => altsyncram_peh1:FIFOram.data_a[3]
data[4] => altsyncram_peh1:FIFOram.data_a[4]
data[5] => altsyncram_peh1:FIFOram.data_a[5]
data[6] => altsyncram_peh1:FIFOram.data_a[6]
data[7] => altsyncram_peh1:FIFOram.data_a[7]
q[0] <= altsyncram_peh1:FIFOram.q_b[0]
q[1] <= altsyncram_peh1:FIFOram.q_b[1]
q[2] <= altsyncram_peh1:FIFOram.q_b[2]
q[3] <= altsyncram_peh1:FIFOram.q_b[3]
q[4] <= altsyncram_peh1:FIFOram.q_b[4]
q[5] <= altsyncram_peh1:FIFOram.q_b[5]
q[6] <= altsyncram_peh1:FIFOram.q_b[6]
q[7] <= altsyncram_peh1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_1|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component
data[0] => scfifo_ir41:auto_generated.data[0]
data[1] => scfifo_ir41:auto_generated.data[1]
data[2] => scfifo_ir41:auto_generated.data[2]
data[3] => scfifo_ir41:auto_generated.data[3]
data[4] => scfifo_ir41:auto_generated.data[4]
data[5] => scfifo_ir41:auto_generated.data[5]
data[6] => scfifo_ir41:auto_generated.data[6]
data[7] => scfifo_ir41:auto_generated.data[7]
q[0] <= scfifo_ir41:auto_generated.q[0]
q[1] <= scfifo_ir41:auto_generated.q[1]
q[2] <= scfifo_ir41:auto_generated.q[2]
q[3] <= scfifo_ir41:auto_generated.q[3]
q[4] <= scfifo_ir41:auto_generated.q[4]
q[5] <= scfifo_ir41:auto_generated.q[5]
q[6] <= scfifo_ir41:auto_generated.q[6]
q[7] <= scfifo_ir41:auto_generated.q[7]
wrreq => scfifo_ir41:auto_generated.wrreq
rdreq => scfifo_ir41:auto_generated.rdreq
clock => scfifo_ir41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_ir41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9d21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_9d21:dpfifo.data[0]
data[1] => a_dpfifo_9d21:dpfifo.data[1]
data[2] => a_dpfifo_9d21:dpfifo.data[2]
data[3] => a_dpfifo_9d21:dpfifo.data[3]
data[4] => a_dpfifo_9d21:dpfifo.data[4]
data[5] => a_dpfifo_9d21:dpfifo.data[5]
data[6] => a_dpfifo_9d21:dpfifo.data[6]
data[7] => a_dpfifo_9d21:dpfifo.data[7]
q[0] <= a_dpfifo_9d21:dpfifo.q[0]
q[1] <= a_dpfifo_9d21:dpfifo.q[1]
q[2] <= a_dpfifo_9d21:dpfifo.q[2]
q[3] <= a_dpfifo_9d21:dpfifo.q[3]
q[4] <= a_dpfifo_9d21:dpfifo.q[4]
q[5] <= a_dpfifo_9d21:dpfifo.q[5]
q[6] <= a_dpfifo_9d21:dpfifo.q[6]
q[7] <= a_dpfifo_9d21:dpfifo.q[7]
rdreq => a_dpfifo_9d21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_9d21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo
clock => altsyncram_peh1:FIFOram.clock0
clock => altsyncram_peh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_peh1:FIFOram.data_a[0]
data[1] => altsyncram_peh1:FIFOram.data_a[1]
data[2] => altsyncram_peh1:FIFOram.data_a[2]
data[3] => altsyncram_peh1:FIFOram.data_a[3]
data[4] => altsyncram_peh1:FIFOram.data_a[4]
data[5] => altsyncram_peh1:FIFOram.data_a[5]
data[6] => altsyncram_peh1:FIFOram.data_a[6]
data[7] => altsyncram_peh1:FIFOram.data_a[7]
q[0] <= altsyncram_peh1:FIFOram.q_b[0]
q[1] <= altsyncram_peh1:FIFOram.q_b[1]
q[2] <= altsyncram_peh1:FIFOram.q_b[2]
q[3] <= altsyncram_peh1:FIFOram.q_b[3]
q[4] <= altsyncram_peh1:FIFOram.q_b[4]
q[5] <= altsyncram_peh1:FIFOram.q_b[5]
q[6] <= altsyncram_peh1:FIFOram.q_b[6]
q[7] <= altsyncram_peh1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_2|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component
data[0] => scfifo_ir41:auto_generated.data[0]
data[1] => scfifo_ir41:auto_generated.data[1]
data[2] => scfifo_ir41:auto_generated.data[2]
data[3] => scfifo_ir41:auto_generated.data[3]
data[4] => scfifo_ir41:auto_generated.data[4]
data[5] => scfifo_ir41:auto_generated.data[5]
data[6] => scfifo_ir41:auto_generated.data[6]
data[7] => scfifo_ir41:auto_generated.data[7]
q[0] <= scfifo_ir41:auto_generated.q[0]
q[1] <= scfifo_ir41:auto_generated.q[1]
q[2] <= scfifo_ir41:auto_generated.q[2]
q[3] <= scfifo_ir41:auto_generated.q[3]
q[4] <= scfifo_ir41:auto_generated.q[4]
q[5] <= scfifo_ir41:auto_generated.q[5]
q[6] <= scfifo_ir41:auto_generated.q[6]
q[7] <= scfifo_ir41:auto_generated.q[7]
wrreq => scfifo_ir41:auto_generated.wrreq
rdreq => scfifo_ir41:auto_generated.rdreq
clock => scfifo_ir41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_ir41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9d21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_9d21:dpfifo.data[0]
data[1] => a_dpfifo_9d21:dpfifo.data[1]
data[2] => a_dpfifo_9d21:dpfifo.data[2]
data[3] => a_dpfifo_9d21:dpfifo.data[3]
data[4] => a_dpfifo_9d21:dpfifo.data[4]
data[5] => a_dpfifo_9d21:dpfifo.data[5]
data[6] => a_dpfifo_9d21:dpfifo.data[6]
data[7] => a_dpfifo_9d21:dpfifo.data[7]
q[0] <= a_dpfifo_9d21:dpfifo.q[0]
q[1] <= a_dpfifo_9d21:dpfifo.q[1]
q[2] <= a_dpfifo_9d21:dpfifo.q[2]
q[3] <= a_dpfifo_9d21:dpfifo.q[3]
q[4] <= a_dpfifo_9d21:dpfifo.q[4]
q[5] <= a_dpfifo_9d21:dpfifo.q[5]
q[6] <= a_dpfifo_9d21:dpfifo.q[6]
q[7] <= a_dpfifo_9d21:dpfifo.q[7]
rdreq => a_dpfifo_9d21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_9d21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo
clock => altsyncram_peh1:FIFOram.clock0
clock => altsyncram_peh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_peh1:FIFOram.data_a[0]
data[1] => altsyncram_peh1:FIFOram.data_a[1]
data[2] => altsyncram_peh1:FIFOram.data_a[2]
data[3] => altsyncram_peh1:FIFOram.data_a[3]
data[4] => altsyncram_peh1:FIFOram.data_a[4]
data[5] => altsyncram_peh1:FIFOram.data_a[5]
data[6] => altsyncram_peh1:FIFOram.data_a[6]
data[7] => altsyncram_peh1:FIFOram.data_a[7]
q[0] <= altsyncram_peh1:FIFOram.q_b[0]
q[1] <= altsyncram_peh1:FIFOram.q_b[1]
q[2] <= altsyncram_peh1:FIFOram.q_b[2]
q[3] <= altsyncram_peh1:FIFOram.q_b[3]
q[4] <= altsyncram_peh1:FIFOram.q_b[4]
q[5] <= altsyncram_peh1:FIFOram.q_b[5]
q[6] <= altsyncram_peh1:FIFOram.q_b[6]
q[7] <= altsyncram_peh1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_to_gauss:gauss_buffer|fifo_memory506:fifo_3|scfifo:scfifo_component|scfifo_ir41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|gauss_filter:gauss0
in_pix0[0] => Add0.IN8
in_pix0[1] => Add0.IN7
in_pix0[2] => Add0.IN6
in_pix0[3] => Add0.IN5
in_pix0[4] => Add0.IN4
in_pix0[5] => Add0.IN3
in_pix0[6] => Add0.IN2
in_pix0[7] => Add0.IN1
in_pix1[0] => Add3.IN8
in_pix1[1] => Add3.IN7
in_pix1[2] => Add3.IN6
in_pix1[3] => Add3.IN5
in_pix1[4] => Add3.IN4
in_pix1[5] => Add3.IN3
in_pix1[6] => Add3.IN2
in_pix1[7] => Add3.IN1
in_pix2[0] => Add12.IN8
in_pix2[1] => Add12.IN7
in_pix2[2] => Add12.IN6
in_pix2[3] => Add12.IN5
in_pix2[4] => Add12.IN4
in_pix2[5] => Add12.IN3
in_pix2[6] => Add12.IN2
in_pix2[7] => Add12.IN1
in_pix3[0] => Add4.IN18
in_pix3[1] => Add4.IN17
in_pix3[2] => Add4.IN16
in_pix3[3] => Add4.IN15
in_pix3[4] => Add4.IN14
in_pix3[5] => Add4.IN13
in_pix3[6] => Add4.IN12
in_pix3[7] => Add4.IN11
in_pix4[0] => Add0.IN16
in_pix4[1] => Add0.IN15
in_pix4[2] => Add0.IN14
in_pix4[3] => Add0.IN13
in_pix4[4] => Add0.IN12
in_pix4[5] => Add0.IN11
in_pix4[6] => Add0.IN10
in_pix4[7] => Add0.IN9
in_pix5[0] => Add3.IN16
in_pix5[1] => Add3.IN15
in_pix5[2] => Add3.IN14
in_pix5[3] => Add3.IN13
in_pix5[4] => Add3.IN12
in_pix5[5] => Add3.IN11
in_pix5[6] => Add3.IN10
in_pix5[7] => Add3.IN9
in_pix6[0] => Add17.IN8
in_pix6[1] => Add17.IN7
in_pix6[2] => Add17.IN6
in_pix6[3] => Add17.IN5
in_pix6[4] => Add17.IN4
in_pix6[5] => Add17.IN3
in_pix6[6] => Add17.IN2
in_pix6[7] => Add17.IN1
in_pix7[0] => Add23.IN8
in_pix7[1] => Add23.IN7
in_pix7[2] => Add23.IN6
in_pix7[3] => Add23.IN5
in_pix7[4] => Add23.IN4
in_pix7[5] => Add23.IN3
in_pix7[6] => Add23.IN2
in_pix7[7] => Add23.IN1
in_pix8[0] => Add17.IN16
in_pix8[1] => Add17.IN15
in_pix8[2] => Add17.IN14
in_pix8[3] => Add17.IN13
in_pix8[4] => Add17.IN12
in_pix8[5] => Add17.IN11
in_pix8[6] => Add17.IN10
in_pix8[7] => Add17.IN9
in_pix9[0] => Add5.IN20
in_pix9[1] => Add5.IN19
in_pix9[2] => Add5.IN18
in_pix9[3] => Add5.IN17
in_pix9[4] => Add5.IN16
in_pix9[5] => Add5.IN15
in_pix9[6] => Add5.IN14
in_pix9[7] => Add5.IN13
in_pix10[0] => Add12.IN16
in_pix10[1] => Add12.IN15
in_pix10[2] => Add12.IN14
in_pix10[3] => Add12.IN13
in_pix10[4] => Add12.IN12
in_pix10[5] => Add12.IN11
in_pix10[6] => Add12.IN10
in_pix10[7] => Add12.IN9
in_pix11[0] => Add23.IN16
in_pix11[1] => Add23.IN15
in_pix11[2] => Add23.IN14
in_pix11[3] => Add23.IN13
in_pix11[4] => Add23.IN12
in_pix11[5] => Add23.IN11
in_pix11[6] => Add23.IN10
in_pix11[7] => Add23.IN9
in_pix12[0] => Add27.IN64
in_pix12[1] => Add27.IN63
in_pix12[2] => Add27.IN62
in_pix12[3] => Add27.IN61
in_pix12[4] => Add27.IN60
in_pix12[5] => Add27.IN59
in_pix12[6] => Add27.IN58
in_pix12[7] => Add27.IN57
in_pix13[0] => Add24.IN18
in_pix13[1] => Add24.IN17
in_pix13[2] => Add24.IN16
in_pix13[3] => Add24.IN15
in_pix13[4] => Add24.IN14
in_pix13[5] => Add24.IN13
in_pix13[6] => Add24.IN12
in_pix13[7] => Add24.IN11
in_pix14[0] => Add14.IN20
in_pix14[1] => Add14.IN19
in_pix14[2] => Add14.IN18
in_pix14[3] => Add14.IN17
in_pix14[4] => Add14.IN16
in_pix14[5] => Add14.IN15
in_pix14[6] => Add14.IN14
in_pix14[7] => Add14.IN13
in_pix15[0] => Add6.IN22
in_pix15[1] => Add6.IN21
in_pix15[2] => Add6.IN20
in_pix15[3] => Add6.IN19
in_pix15[4] => Add6.IN18
in_pix15[5] => Add6.IN17
in_pix15[6] => Add6.IN16
in_pix15[7] => Add6.IN15
in_pix16[0] => Add18.IN18
in_pix16[1] => Add18.IN17
in_pix16[2] => Add18.IN16
in_pix16[3] => Add18.IN15
in_pix16[4] => Add18.IN14
in_pix16[5] => Add18.IN13
in_pix16[6] => Add18.IN12
in_pix16[7] => Add18.IN11
in_pix17[0] => Add25.IN20
in_pix17[1] => Add25.IN19
in_pix17[2] => Add25.IN18
in_pix17[3] => Add25.IN17
in_pix17[4] => Add25.IN16
in_pix17[5] => Add25.IN15
in_pix17[6] => Add25.IN14
in_pix17[7] => Add25.IN13
in_pix18[0] => Add19.IN20
in_pix18[1] => Add19.IN19
in_pix18[2] => Add19.IN18
in_pix18[3] => Add19.IN17
in_pix18[4] => Add19.IN16
in_pix18[5] => Add19.IN15
in_pix18[6] => Add19.IN14
in_pix18[7] => Add19.IN13
in_pix19[0] => Add9.IN28
in_pix19[1] => Add9.IN27
in_pix19[2] => Add9.IN26
in_pix19[3] => Add9.IN25
in_pix19[4] => Add9.IN24
in_pix19[5] => Add9.IN23
in_pix19[6] => Add9.IN22
in_pix19[7] => Add9.IN21
in_pix20[0] => Add1.IN18
in_pix20[1] => Add1.IN17
in_pix20[2] => Add1.IN16
in_pix20[3] => Add1.IN15
in_pix20[4] => Add1.IN14
in_pix20[5] => Add1.IN13
in_pix20[6] => Add1.IN12
in_pix20[7] => Add1.IN11
in_pix21[0] => Add7.IN24
in_pix21[1] => Add7.IN23
in_pix21[2] => Add7.IN22
in_pix21[3] => Add7.IN21
in_pix21[4] => Add7.IN20
in_pix21[5] => Add7.IN19
in_pix21[6] => Add7.IN18
in_pix21[7] => Add7.IN17
in_pix22[0] => Add13.IN18
in_pix22[1] => Add13.IN17
in_pix22[2] => Add13.IN16
in_pix22[3] => Add13.IN15
in_pix22[4] => Add13.IN14
in_pix22[5] => Add13.IN13
in_pix22[6] => Add13.IN12
in_pix22[7] => Add13.IN11
in_pix23[0] => Add8.IN26
in_pix23[1] => Add8.IN25
in_pix23[2] => Add8.IN24
in_pix23[3] => Add8.IN23
in_pix23[4] => Add8.IN22
in_pix23[5] => Add8.IN21
in_pix23[6] => Add8.IN20
in_pix23[7] => Add8.IN19
in_pix24[0] => Add2.IN20
in_pix24[1] => Add2.IN19
in_pix24[2] => Add2.IN18
in_pix24[3] => Add2.IN17
in_pix24[4] => Add2.IN16
in_pix24[5] => Add2.IN15
in_pix24[6] => Add2.IN14
in_pix24[7] => Add2.IN13
out_pix[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
out_pix[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_gauss_to_sobel:buffor
clk => clk.IN2
write => write.IN2
serial_in[0] => q8[0].DATAIN
serial_in[1] => q8[1].DATAIN
serial_in[2] => q8[2].DATAIN
serial_in[3] => q8[3].DATAIN
serial_in[4] => q8[4].DATAIN
serial_in[5] => q8[5].DATAIN
serial_in[6] => q8[6].DATAIN
serial_in[7] => q8[7].DATAIN
out0[0] <= q0[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= q0[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= q0[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= q0[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= q0[4].DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= q0[5].DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= q0[6].DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= q0[7].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= q1[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= q1[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= q1[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= q1[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= q1[4].DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= q1[5].DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= q1[6].DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= q1[7].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= q2[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= q2[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= q2[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= q2[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= q2[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= q2[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= q2[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= q2[7].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= q3[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= q3[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= q3[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= q3[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= q3[4].DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= q3[5].DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= q3[6].DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= q3[7].DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= q5[0].DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= q5[1].DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= q5[2].DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= q5[3].DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= q5[4].DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= q5[5].DB_MAX_OUTPUT_PORT_TYPE
out5[6] <= q5[6].DB_MAX_OUTPUT_PORT_TYPE
out5[7] <= q5[7].DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= q6[0].DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= q6[1].DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= q6[2].DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= q6[3].DB_MAX_OUTPUT_PORT_TYPE
out6[4] <= q6[4].DB_MAX_OUTPUT_PORT_TYPE
out6[5] <= q6[5].DB_MAX_OUTPUT_PORT_TYPE
out6[6] <= q6[6].DB_MAX_OUTPUT_PORT_TYPE
out6[7] <= q6[7].DB_MAX_OUTPUT_PORT_TYPE
out7[0] <= q7[0].DB_MAX_OUTPUT_PORT_TYPE
out7[1] <= q7[1].DB_MAX_OUTPUT_PORT_TYPE
out7[2] <= q7[2].DB_MAX_OUTPUT_PORT_TYPE
out7[3] <= q7[3].DB_MAX_OUTPUT_PORT_TYPE
out7[4] <= q7[4].DB_MAX_OUTPUT_PORT_TYPE
out7[5] <= q7[5].DB_MAX_OUTPUT_PORT_TYPE
out7[6] <= q7[6].DB_MAX_OUTPUT_PORT_TYPE
out7[7] <= q7[7].DB_MAX_OUTPUT_PORT_TYPE
out8[0] <= q8[0].DB_MAX_OUTPUT_PORT_TYPE
out8[1] <= q8[1].DB_MAX_OUTPUT_PORT_TYPE
out8[2] <= q8[2].DB_MAX_OUTPUT_PORT_TYPE
out8[3] <= q8[3].DB_MAX_OUTPUT_PORT_TYPE
out8[4] <= q8[4].DB_MAX_OUTPUT_PORT_TYPE
out8[5] <= q8[5].DB_MAX_OUTPUT_PORT_TYPE
out8[6] <= q8[6].DB_MAX_OUTPUT_PORT_TYPE
out8[7] <= q8[7].DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component
data[0] => scfifo_gr41:auto_generated.data[0]
data[1] => scfifo_gr41:auto_generated.data[1]
data[2] => scfifo_gr41:auto_generated.data[2]
data[3] => scfifo_gr41:auto_generated.data[3]
data[4] => scfifo_gr41:auto_generated.data[4]
data[5] => scfifo_gr41:auto_generated.data[5]
data[6] => scfifo_gr41:auto_generated.data[6]
data[7] => scfifo_gr41:auto_generated.data[7]
q[0] <= scfifo_gr41:auto_generated.q[0]
q[1] <= scfifo_gr41:auto_generated.q[1]
q[2] <= scfifo_gr41:auto_generated.q[2]
q[3] <= scfifo_gr41:auto_generated.q[3]
q[4] <= scfifo_gr41:auto_generated.q[4]
q[5] <= scfifo_gr41:auto_generated.q[5]
q[6] <= scfifo_gr41:auto_generated.q[6]
q[7] <= scfifo_gr41:auto_generated.q[7]
wrreq => scfifo_gr41:auto_generated.wrreq
rdreq => scfifo_gr41:auto_generated.rdreq
clock => scfifo_gr41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_gr41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9d21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_9d21:dpfifo.data[0]
data[1] => a_dpfifo_9d21:dpfifo.data[1]
data[2] => a_dpfifo_9d21:dpfifo.data[2]
data[3] => a_dpfifo_9d21:dpfifo.data[3]
data[4] => a_dpfifo_9d21:dpfifo.data[4]
data[5] => a_dpfifo_9d21:dpfifo.data[5]
data[6] => a_dpfifo_9d21:dpfifo.data[6]
data[7] => a_dpfifo_9d21:dpfifo.data[7]
q[0] <= a_dpfifo_9d21:dpfifo.q[0]
q[1] <= a_dpfifo_9d21:dpfifo.q[1]
q[2] <= a_dpfifo_9d21:dpfifo.q[2]
q[3] <= a_dpfifo_9d21:dpfifo.q[3]
q[4] <= a_dpfifo_9d21:dpfifo.q[4]
q[5] <= a_dpfifo_9d21:dpfifo.q[5]
q[6] <= a_dpfifo_9d21:dpfifo.q[6]
q[7] <= a_dpfifo_9d21:dpfifo.q[7]
rdreq => a_dpfifo_9d21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_9d21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo
clock => altsyncram_peh1:FIFOram.clock0
clock => altsyncram_peh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_peh1:FIFOram.data_a[0]
data[1] => altsyncram_peh1:FIFOram.data_a[1]
data[2] => altsyncram_peh1:FIFOram.data_a[2]
data[3] => altsyncram_peh1:FIFOram.data_a[3]
data[4] => altsyncram_peh1:FIFOram.data_a[4]
data[5] => altsyncram_peh1:FIFOram.data_a[5]
data[6] => altsyncram_peh1:FIFOram.data_a[6]
data[7] => altsyncram_peh1:FIFOram.data_a[7]
q[0] <= altsyncram_peh1:FIFOram.q_b[0]
q[1] <= altsyncram_peh1:FIFOram.q_b[1]
q[2] <= altsyncram_peh1:FIFOram.q_b[2]
q[3] <= altsyncram_peh1:FIFOram.q_b[3]
q[4] <= altsyncram_peh1:FIFOram.q_b[4]
q[5] <= altsyncram_peh1:FIFOram.q_b[5]
q[6] <= altsyncram_peh1:FIFOram.q_b[6]
q[7] <= altsyncram_peh1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_0|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component
data[0] => scfifo_gr41:auto_generated.data[0]
data[1] => scfifo_gr41:auto_generated.data[1]
data[2] => scfifo_gr41:auto_generated.data[2]
data[3] => scfifo_gr41:auto_generated.data[3]
data[4] => scfifo_gr41:auto_generated.data[4]
data[5] => scfifo_gr41:auto_generated.data[5]
data[6] => scfifo_gr41:auto_generated.data[6]
data[7] => scfifo_gr41:auto_generated.data[7]
q[0] <= scfifo_gr41:auto_generated.q[0]
q[1] <= scfifo_gr41:auto_generated.q[1]
q[2] <= scfifo_gr41:auto_generated.q[2]
q[3] <= scfifo_gr41:auto_generated.q[3]
q[4] <= scfifo_gr41:auto_generated.q[4]
q[5] <= scfifo_gr41:auto_generated.q[5]
q[6] <= scfifo_gr41:auto_generated.q[6]
q[7] <= scfifo_gr41:auto_generated.q[7]
wrreq => scfifo_gr41:auto_generated.wrreq
rdreq => scfifo_gr41:auto_generated.rdreq
clock => scfifo_gr41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_gr41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_9d21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_9d21:dpfifo.data[0]
data[1] => a_dpfifo_9d21:dpfifo.data[1]
data[2] => a_dpfifo_9d21:dpfifo.data[2]
data[3] => a_dpfifo_9d21:dpfifo.data[3]
data[4] => a_dpfifo_9d21:dpfifo.data[4]
data[5] => a_dpfifo_9d21:dpfifo.data[5]
data[6] => a_dpfifo_9d21:dpfifo.data[6]
data[7] => a_dpfifo_9d21:dpfifo.data[7]
q[0] <= a_dpfifo_9d21:dpfifo.q[0]
q[1] <= a_dpfifo_9d21:dpfifo.q[1]
q[2] <= a_dpfifo_9d21:dpfifo.q[2]
q[3] <= a_dpfifo_9d21:dpfifo.q[3]
q[4] <= a_dpfifo_9d21:dpfifo.q[4]
q[5] <= a_dpfifo_9d21:dpfifo.q[5]
q[6] <= a_dpfifo_9d21:dpfifo.q[6]
q[7] <= a_dpfifo_9d21:dpfifo.q[7]
rdreq => a_dpfifo_9d21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_9d21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo
clock => altsyncram_peh1:FIFOram.clock0
clock => altsyncram_peh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_peh1:FIFOram.data_a[0]
data[1] => altsyncram_peh1:FIFOram.data_a[1]
data[2] => altsyncram_peh1:FIFOram.data_a[2]
data[3] => altsyncram_peh1:FIFOram.data_a[3]
data[4] => altsyncram_peh1:FIFOram.data_a[4]
data[5] => altsyncram_peh1:FIFOram.data_a[5]
data[6] => altsyncram_peh1:FIFOram.data_a[6]
data[7] => altsyncram_peh1:FIFOram.data_a[7]
q[0] <= altsyncram_peh1:FIFOram.q_b[0]
q[1] <= altsyncram_peh1:FIFOram.q_b[1]
q[2] <= altsyncram_peh1:FIFOram.q_b[2]
q[3] <= altsyncram_peh1:FIFOram.q_b[3]
q[4] <= altsyncram_peh1:FIFOram.q_b[4]
q[5] <= altsyncram_peh1:FIFOram.q_b[5]
q[6] <= altsyncram_peh1:FIFOram.q_b[6]
q[7] <= altsyncram_peh1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|altsyncram_peh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_gauss_to_sobel:buffor|fifo_memory504:fifo_1|scfifo:scfifo_component|scfifo_gr41:auto_generated|a_dpfifo_9d21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|sobel_operator:sobel
in_pix0[0] => Add0.IN16
in_pix0[0] => Add16.IN16
in_pix0[0] => Add5.IN8
in_pix0[1] => Add0.IN15
in_pix0[1] => Add16.IN15
in_pix0[1] => Add5.IN7
in_pix0[2] => Add0.IN14
in_pix0[2] => Add16.IN14
in_pix0[2] => Add5.IN6
in_pix0[3] => Add0.IN13
in_pix0[3] => Add16.IN13
in_pix0[3] => Add5.IN5
in_pix0[4] => Add0.IN12
in_pix0[4] => Add16.IN12
in_pix0[4] => Add5.IN4
in_pix0[5] => Add0.IN11
in_pix0[5] => Add16.IN11
in_pix0[5] => Add5.IN3
in_pix0[6] => Add0.IN10
in_pix0[6] => Add16.IN10
in_pix0[6] => Add5.IN2
in_pix0[7] => Add0.IN9
in_pix0[7] => Add16.IN9
in_pix0[7] => Add5.IN1
in_pix1[0] => Add18.IN16
in_pix1[0] => Add10.IN8
in_pix1[0] => Add6.IN8
in_pix1[1] => Add18.IN15
in_pix1[1] => Add10.IN7
in_pix1[1] => Add6.IN7
in_pix1[2] => Add18.IN14
in_pix1[2] => Add10.IN6
in_pix1[2] => Add6.IN6
in_pix1[3] => Add18.IN13
in_pix1[3] => Add10.IN5
in_pix1[3] => Add6.IN5
in_pix1[4] => Add18.IN12
in_pix1[4] => Add10.IN4
in_pix1[4] => Add6.IN4
in_pix1[5] => Add18.IN11
in_pix1[5] => Add10.IN3
in_pix1[5] => Add6.IN3
in_pix1[6] => Add18.IN10
in_pix1[6] => Add10.IN2
in_pix1[6] => Add6.IN2
in_pix1[7] => Add18.IN9
in_pix1[7] => Add10.IN1
in_pix1[7] => Add6.IN1
in_pix2[0] => Add0.IN8
in_pix2[0] => Add11.IN8
in_pix2[0] => Add8.IN8
in_pix2[1] => Add0.IN7
in_pix2[1] => Add11.IN7
in_pix2[1] => Add8.IN7
in_pix2[2] => Add0.IN6
in_pix2[2] => Add11.IN6
in_pix2[2] => Add8.IN6
in_pix2[3] => Add0.IN5
in_pix2[3] => Add11.IN5
in_pix2[3] => Add8.IN5
in_pix2[4] => Add0.IN4
in_pix2[4] => Add11.IN4
in_pix2[4] => Add8.IN4
in_pix2[5] => Add0.IN3
in_pix2[5] => Add11.IN3
in_pix2[5] => Add8.IN3
in_pix2[6] => Add0.IN2
in_pix2[6] => Add11.IN2
in_pix2[6] => Add8.IN2
in_pix2[7] => Add0.IN1
in_pix2[7] => Add11.IN1
in_pix2[7] => Add8.IN1
in_pix3[0] => Add1.IN16
in_pix3[0] => Add10.IN16
in_pix3[0] => Add15.IN16
in_pix3[1] => Add1.IN15
in_pix3[1] => Add10.IN15
in_pix3[1] => Add15.IN15
in_pix3[2] => Add1.IN14
in_pix3[2] => Add10.IN14
in_pix3[2] => Add15.IN14
in_pix3[3] => Add1.IN13
in_pix3[3] => Add10.IN13
in_pix3[3] => Add15.IN13
in_pix3[4] => Add1.IN12
in_pix3[4] => Add10.IN12
in_pix3[4] => Add15.IN12
in_pix3[5] => Add1.IN11
in_pix3[5] => Add10.IN11
in_pix3[5] => Add15.IN11
in_pix3[6] => Add1.IN10
in_pix3[6] => Add10.IN10
in_pix3[6] => Add15.IN10
in_pix3[7] => Add1.IN9
in_pix3[7] => Add10.IN9
in_pix3[7] => Add15.IN9
in_pix5[0] => Add1.IN8
in_pix5[0] => Add13.IN8
in_pix5[0] => Add18.IN8
in_pix5[1] => Add1.IN7
in_pix5[1] => Add13.IN7
in_pix5[1] => Add18.IN7
in_pix5[2] => Add1.IN6
in_pix5[2] => Add13.IN6
in_pix5[2] => Add18.IN6
in_pix5[3] => Add1.IN5
in_pix5[3] => Add13.IN5
in_pix5[3] => Add18.IN5
in_pix5[4] => Add1.IN4
in_pix5[4] => Add13.IN4
in_pix5[4] => Add18.IN4
in_pix5[5] => Add1.IN3
in_pix5[5] => Add13.IN3
in_pix5[5] => Add18.IN3
in_pix5[6] => Add1.IN2
in_pix5[6] => Add13.IN2
in_pix5[6] => Add18.IN2
in_pix5[7] => Add1.IN1
in_pix5[7] => Add13.IN1
in_pix5[7] => Add18.IN1
in_pix6[0] => Add3.IN16
in_pix6[0] => Add5.IN16
in_pix6[0] => Add11.IN16
in_pix6[1] => Add3.IN15
in_pix6[1] => Add5.IN15
in_pix6[1] => Add11.IN15
in_pix6[2] => Add3.IN14
in_pix6[2] => Add5.IN14
in_pix6[2] => Add11.IN14
in_pix6[3] => Add3.IN13
in_pix6[3] => Add5.IN13
in_pix6[3] => Add11.IN13
in_pix6[4] => Add3.IN12
in_pix6[4] => Add5.IN12
in_pix6[4] => Add11.IN12
in_pix6[5] => Add3.IN11
in_pix6[5] => Add5.IN11
in_pix6[5] => Add11.IN11
in_pix6[6] => Add3.IN10
in_pix6[6] => Add5.IN10
in_pix6[6] => Add11.IN10
in_pix6[7] => Add3.IN9
in_pix6[7] => Add5.IN9
in_pix6[7] => Add11.IN9
in_pix7[0] => Add6.IN16
in_pix7[0] => Add13.IN16
in_pix7[0] => Add15.IN8
in_pix7[1] => Add6.IN15
in_pix7[1] => Add13.IN15
in_pix7[1] => Add15.IN7
in_pix7[2] => Add6.IN14
in_pix7[2] => Add13.IN14
in_pix7[2] => Add15.IN6
in_pix7[3] => Add6.IN13
in_pix7[3] => Add13.IN13
in_pix7[3] => Add15.IN5
in_pix7[4] => Add6.IN12
in_pix7[4] => Add13.IN12
in_pix7[4] => Add15.IN4
in_pix7[5] => Add6.IN11
in_pix7[5] => Add13.IN11
in_pix7[5] => Add15.IN3
in_pix7[6] => Add6.IN10
in_pix7[6] => Add13.IN10
in_pix7[6] => Add15.IN2
in_pix7[7] => Add6.IN9
in_pix7[7] => Add13.IN9
in_pix7[7] => Add15.IN1
in_pix8[0] => Add8.IN16
in_pix8[0] => Add3.IN8
in_pix8[0] => Add16.IN8
in_pix8[1] => Add8.IN15
in_pix8[1] => Add3.IN7
in_pix8[1] => Add16.IN7
in_pix8[2] => Add8.IN14
in_pix8[2] => Add3.IN6
in_pix8[2] => Add16.IN6
in_pix8[3] => Add8.IN13
in_pix8[3] => Add3.IN5
in_pix8[3] => Add16.IN5
in_pix8[4] => Add8.IN12
in_pix8[4] => Add3.IN4
in_pix8[4] => Add16.IN4
in_pix8[5] => Add8.IN11
in_pix8[5] => Add3.IN3
in_pix8[5] => Add16.IN3
in_pix8[6] => Add8.IN10
in_pix8[6] => Add3.IN2
in_pix8[6] => Add16.IN2
in_pix8[7] => Add8.IN9
in_pix8[7] => Add3.IN1
in_pix8[7] => Add16.IN1
out_pix[0] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[1] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[2] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[3] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[4] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[5] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[6] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[7] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[8] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[9] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_pix[10] <= out_value.DB_MAX_OUTPUT_PORT_TYPE
out_angle[0] <= angle.DB_MAX_OUTPUT_PORT_TYPE
out_angle[1] <= angle.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_sobel_to_threshold:buffor_value
clk => clk.IN2
write => write.IN2
serial_in[0] => q8[0].DATAIN
serial_in[1] => q8[1].DATAIN
serial_in[2] => q8[2].DATAIN
serial_in[3] => q8[3].DATAIN
serial_in[4] => q8[4].DATAIN
serial_in[5] => q8[5].DATAIN
serial_in[6] => q8[6].DATAIN
serial_in[7] => q8[7].DATAIN
serial_in[8] => q8[8].DATAIN
serial_in[9] => q8[9].DATAIN
serial_in[10] => q8[10].DATAIN
out0[0] <= q0[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= q0[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= q0[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= q0[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= q0[4].DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= q0[5].DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= q0[6].DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= q0[7].DB_MAX_OUTPUT_PORT_TYPE
out0[8] <= q0[8].DB_MAX_OUTPUT_PORT_TYPE
out0[9] <= q0[9].DB_MAX_OUTPUT_PORT_TYPE
out0[10] <= q0[10].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= q1[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= q1[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= q1[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= q1[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= q1[4].DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= q1[5].DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= q1[6].DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= q1[7].DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= q1[8].DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= q1[9].DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= q1[10].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= q2[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= q2[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= q2[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= q2[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= q2[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= q2[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= q2[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= q2[7].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= q2[8].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= q2[9].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= q2[10].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= q3[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= q3[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= q3[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= q3[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= q3[4].DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= q3[5].DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= q3[6].DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= q3[7].DB_MAX_OUTPUT_PORT_TYPE
out3[8] <= q3[8].DB_MAX_OUTPUT_PORT_TYPE
out3[9] <= q3[9].DB_MAX_OUTPUT_PORT_TYPE
out3[10] <= q3[10].DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= q4[0].DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= q4[1].DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= q4[2].DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= q4[3].DB_MAX_OUTPUT_PORT_TYPE
out4[4] <= q4[4].DB_MAX_OUTPUT_PORT_TYPE
out4[5] <= q4[5].DB_MAX_OUTPUT_PORT_TYPE
out4[6] <= q4[6].DB_MAX_OUTPUT_PORT_TYPE
out4[7] <= q4[7].DB_MAX_OUTPUT_PORT_TYPE
out4[8] <= q4[8].DB_MAX_OUTPUT_PORT_TYPE
out4[9] <= q4[9].DB_MAX_OUTPUT_PORT_TYPE
out4[10] <= q4[10].DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= q5[0].DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= q5[1].DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= q5[2].DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= q5[3].DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= q5[4].DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= q5[5].DB_MAX_OUTPUT_PORT_TYPE
out5[6] <= q5[6].DB_MAX_OUTPUT_PORT_TYPE
out5[7] <= q5[7].DB_MAX_OUTPUT_PORT_TYPE
out5[8] <= q5[8].DB_MAX_OUTPUT_PORT_TYPE
out5[9] <= q5[9].DB_MAX_OUTPUT_PORT_TYPE
out5[10] <= q5[10].DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= q6[0].DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= q6[1].DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= q6[2].DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= q6[3].DB_MAX_OUTPUT_PORT_TYPE
out6[4] <= q6[4].DB_MAX_OUTPUT_PORT_TYPE
out6[5] <= q6[5].DB_MAX_OUTPUT_PORT_TYPE
out6[6] <= q6[6].DB_MAX_OUTPUT_PORT_TYPE
out6[7] <= q6[7].DB_MAX_OUTPUT_PORT_TYPE
out6[8] <= q6[8].DB_MAX_OUTPUT_PORT_TYPE
out6[9] <= q6[9].DB_MAX_OUTPUT_PORT_TYPE
out6[10] <= q6[10].DB_MAX_OUTPUT_PORT_TYPE
out7[0] <= q7[0].DB_MAX_OUTPUT_PORT_TYPE
out7[1] <= q7[1].DB_MAX_OUTPUT_PORT_TYPE
out7[2] <= q7[2].DB_MAX_OUTPUT_PORT_TYPE
out7[3] <= q7[3].DB_MAX_OUTPUT_PORT_TYPE
out7[4] <= q7[4].DB_MAX_OUTPUT_PORT_TYPE
out7[5] <= q7[5].DB_MAX_OUTPUT_PORT_TYPE
out7[6] <= q7[6].DB_MAX_OUTPUT_PORT_TYPE
out7[7] <= q7[7].DB_MAX_OUTPUT_PORT_TYPE
out7[8] <= q7[8].DB_MAX_OUTPUT_PORT_TYPE
out7[9] <= q7[9].DB_MAX_OUTPUT_PORT_TYPE
out7[10] <= q7[10].DB_MAX_OUTPUT_PORT_TYPE
out8[0] <= q8[0].DB_MAX_OUTPUT_PORT_TYPE
out8[1] <= q8[1].DB_MAX_OUTPUT_PORT_TYPE
out8[2] <= q8[2].DB_MAX_OUTPUT_PORT_TYPE
out8[3] <= q8[3].DB_MAX_OUTPUT_PORT_TYPE
out8[4] <= q8[4].DB_MAX_OUTPUT_PORT_TYPE
out8[5] <= q8[5].DB_MAX_OUTPUT_PORT_TYPE
out8[6] <= q8[6].DB_MAX_OUTPUT_PORT_TYPE
out8[7] <= q8[7].DB_MAX_OUTPUT_PORT_TYPE
out8[8] <= q8[8].DB_MAX_OUTPUT_PORT_TYPE
out8[9] <= q8[9].DB_MAX_OUTPUT_PORT_TYPE
out8[10] <= q8[10].DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component
data[0] => scfifo_os41:auto_generated.data[0]
data[1] => scfifo_os41:auto_generated.data[1]
data[2] => scfifo_os41:auto_generated.data[2]
data[3] => scfifo_os41:auto_generated.data[3]
data[4] => scfifo_os41:auto_generated.data[4]
data[5] => scfifo_os41:auto_generated.data[5]
data[6] => scfifo_os41:auto_generated.data[6]
data[7] => scfifo_os41:auto_generated.data[7]
data[8] => scfifo_os41:auto_generated.data[8]
data[9] => scfifo_os41:auto_generated.data[9]
data[10] => scfifo_os41:auto_generated.data[10]
q[0] <= scfifo_os41:auto_generated.q[0]
q[1] <= scfifo_os41:auto_generated.q[1]
q[2] <= scfifo_os41:auto_generated.q[2]
q[3] <= scfifo_os41:auto_generated.q[3]
q[4] <= scfifo_os41:auto_generated.q[4]
q[5] <= scfifo_os41:auto_generated.q[5]
q[6] <= scfifo_os41:auto_generated.q[6]
q[7] <= scfifo_os41:auto_generated.q[7]
q[8] <= scfifo_os41:auto_generated.q[8]
q[9] <= scfifo_os41:auto_generated.q[9]
q[10] <= scfifo_os41:auto_generated.q[10]
wrreq => scfifo_os41:auto_generated.wrreq
rdreq => scfifo_os41:auto_generated.rdreq
clock => scfifo_os41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_os41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_je21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_je21:dpfifo.data[0]
data[1] => a_dpfifo_je21:dpfifo.data[1]
data[2] => a_dpfifo_je21:dpfifo.data[2]
data[3] => a_dpfifo_je21:dpfifo.data[3]
data[4] => a_dpfifo_je21:dpfifo.data[4]
data[5] => a_dpfifo_je21:dpfifo.data[5]
data[6] => a_dpfifo_je21:dpfifo.data[6]
data[7] => a_dpfifo_je21:dpfifo.data[7]
data[8] => a_dpfifo_je21:dpfifo.data[8]
data[9] => a_dpfifo_je21:dpfifo.data[9]
data[10] => a_dpfifo_je21:dpfifo.data[10]
q[0] <= a_dpfifo_je21:dpfifo.q[0]
q[1] <= a_dpfifo_je21:dpfifo.q[1]
q[2] <= a_dpfifo_je21:dpfifo.q[2]
q[3] <= a_dpfifo_je21:dpfifo.q[3]
q[4] <= a_dpfifo_je21:dpfifo.q[4]
q[5] <= a_dpfifo_je21:dpfifo.q[5]
q[6] <= a_dpfifo_je21:dpfifo.q[6]
q[7] <= a_dpfifo_je21:dpfifo.q[7]
q[8] <= a_dpfifo_je21:dpfifo.q[8]
q[9] <= a_dpfifo_je21:dpfifo.q[9]
q[10] <= a_dpfifo_je21:dpfifo.q[10]
rdreq => a_dpfifo_je21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_je21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo
clock => altsyncram_dhh1:FIFOram.clock0
clock => altsyncram_dhh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dhh1:FIFOram.data_a[0]
data[1] => altsyncram_dhh1:FIFOram.data_a[1]
data[2] => altsyncram_dhh1:FIFOram.data_a[2]
data[3] => altsyncram_dhh1:FIFOram.data_a[3]
data[4] => altsyncram_dhh1:FIFOram.data_a[4]
data[5] => altsyncram_dhh1:FIFOram.data_a[5]
data[6] => altsyncram_dhh1:FIFOram.data_a[6]
data[7] => altsyncram_dhh1:FIFOram.data_a[7]
data[8] => altsyncram_dhh1:FIFOram.data_a[8]
data[9] => altsyncram_dhh1:FIFOram.data_a[9]
data[10] => altsyncram_dhh1:FIFOram.data_a[10]
q[0] <= altsyncram_dhh1:FIFOram.q_b[0]
q[1] <= altsyncram_dhh1:FIFOram.q_b[1]
q[2] <= altsyncram_dhh1:FIFOram.q_b[2]
q[3] <= altsyncram_dhh1:FIFOram.q_b[3]
q[4] <= altsyncram_dhh1:FIFOram.q_b[4]
q[5] <= altsyncram_dhh1:FIFOram.q_b[5]
q[6] <= altsyncram_dhh1:FIFOram.q_b[6]
q[7] <= altsyncram_dhh1:FIFOram.q_b[7]
q[8] <= altsyncram_dhh1:FIFOram.q_b[8]
q[9] <= altsyncram_dhh1:FIFOram.q_b[9]
q[10] <= altsyncram_dhh1:FIFOram.q_b[10]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component
data[0] => scfifo_os41:auto_generated.data[0]
data[1] => scfifo_os41:auto_generated.data[1]
data[2] => scfifo_os41:auto_generated.data[2]
data[3] => scfifo_os41:auto_generated.data[3]
data[4] => scfifo_os41:auto_generated.data[4]
data[5] => scfifo_os41:auto_generated.data[5]
data[6] => scfifo_os41:auto_generated.data[6]
data[7] => scfifo_os41:auto_generated.data[7]
data[8] => scfifo_os41:auto_generated.data[8]
data[9] => scfifo_os41:auto_generated.data[9]
data[10] => scfifo_os41:auto_generated.data[10]
q[0] <= scfifo_os41:auto_generated.q[0]
q[1] <= scfifo_os41:auto_generated.q[1]
q[2] <= scfifo_os41:auto_generated.q[2]
q[3] <= scfifo_os41:auto_generated.q[3]
q[4] <= scfifo_os41:auto_generated.q[4]
q[5] <= scfifo_os41:auto_generated.q[5]
q[6] <= scfifo_os41:auto_generated.q[6]
q[7] <= scfifo_os41:auto_generated.q[7]
q[8] <= scfifo_os41:auto_generated.q[8]
q[9] <= scfifo_os41:auto_generated.q[9]
q[10] <= scfifo_os41:auto_generated.q[10]
wrreq => scfifo_os41:auto_generated.wrreq
rdreq => scfifo_os41:auto_generated.rdreq
clock => scfifo_os41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_os41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_je21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_je21:dpfifo.data[0]
data[1] => a_dpfifo_je21:dpfifo.data[1]
data[2] => a_dpfifo_je21:dpfifo.data[2]
data[3] => a_dpfifo_je21:dpfifo.data[3]
data[4] => a_dpfifo_je21:dpfifo.data[4]
data[5] => a_dpfifo_je21:dpfifo.data[5]
data[6] => a_dpfifo_je21:dpfifo.data[6]
data[7] => a_dpfifo_je21:dpfifo.data[7]
data[8] => a_dpfifo_je21:dpfifo.data[8]
data[9] => a_dpfifo_je21:dpfifo.data[9]
data[10] => a_dpfifo_je21:dpfifo.data[10]
q[0] <= a_dpfifo_je21:dpfifo.q[0]
q[1] <= a_dpfifo_je21:dpfifo.q[1]
q[2] <= a_dpfifo_je21:dpfifo.q[2]
q[3] <= a_dpfifo_je21:dpfifo.q[3]
q[4] <= a_dpfifo_je21:dpfifo.q[4]
q[5] <= a_dpfifo_je21:dpfifo.q[5]
q[6] <= a_dpfifo_je21:dpfifo.q[6]
q[7] <= a_dpfifo_je21:dpfifo.q[7]
q[8] <= a_dpfifo_je21:dpfifo.q[8]
q[9] <= a_dpfifo_je21:dpfifo.q[9]
q[10] <= a_dpfifo_je21:dpfifo.q[10]
rdreq => a_dpfifo_je21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_je21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo
clock => altsyncram_dhh1:FIFOram.clock0
clock => altsyncram_dhh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dhh1:FIFOram.data_a[0]
data[1] => altsyncram_dhh1:FIFOram.data_a[1]
data[2] => altsyncram_dhh1:FIFOram.data_a[2]
data[3] => altsyncram_dhh1:FIFOram.data_a[3]
data[4] => altsyncram_dhh1:FIFOram.data_a[4]
data[5] => altsyncram_dhh1:FIFOram.data_a[5]
data[6] => altsyncram_dhh1:FIFOram.data_a[6]
data[7] => altsyncram_dhh1:FIFOram.data_a[7]
data[8] => altsyncram_dhh1:FIFOram.data_a[8]
data[9] => altsyncram_dhh1:FIFOram.data_a[9]
data[10] => altsyncram_dhh1:FIFOram.data_a[10]
q[0] <= altsyncram_dhh1:FIFOram.q_b[0]
q[1] <= altsyncram_dhh1:FIFOram.q_b[1]
q[2] <= altsyncram_dhh1:FIFOram.q_b[2]
q[3] <= altsyncram_dhh1:FIFOram.q_b[3]
q[4] <= altsyncram_dhh1:FIFOram.q_b[4]
q[5] <= altsyncram_dhh1:FIFOram.q_b[5]
q[6] <= altsyncram_dhh1:FIFOram.q_b[6]
q[7] <= altsyncram_dhh1:FIFOram.q_b[7]
q[8] <= altsyncram_dhh1:FIFOram.q_b[8]
q[9] <= altsyncram_dhh1:FIFOram.q_b[9]
q[10] <= altsyncram_dhh1:FIFOram.q_b[10]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_sobel_to_threshold:buffor_value|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_angle
clk => clk.IN2
write => write.IN2
serial_in[0] => q8[0].DATAIN
serial_in[1] => q8[1].DATAIN
serial_in[2] => q8[2].DATAIN
serial_in[3] => q8[3].DATAIN
serial_in[4] => q8[4].DATAIN
serial_in[5] => q8[5].DATAIN
serial_in[6] => q8[6].DATAIN
serial_in[7] => q8[7].DATAIN
serial_in[8] => q8[8].DATAIN
serial_in[9] => q8[9].DATAIN
serial_in[10] => q8[10].DATAIN
out0[0] <= q0[0].DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= q0[1].DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= q0[2].DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= q0[3].DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= q0[4].DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= q0[5].DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= q0[6].DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= q0[7].DB_MAX_OUTPUT_PORT_TYPE
out0[8] <= q0[8].DB_MAX_OUTPUT_PORT_TYPE
out0[9] <= q0[9].DB_MAX_OUTPUT_PORT_TYPE
out0[10] <= q0[10].DB_MAX_OUTPUT_PORT_TYPE
out1[0] <= q1[0].DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= q1[1].DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= q1[2].DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= q1[3].DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= q1[4].DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= q1[5].DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= q1[6].DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= q1[7].DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= q1[8].DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= q1[9].DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= q1[10].DB_MAX_OUTPUT_PORT_TYPE
out2[0] <= q2[0].DB_MAX_OUTPUT_PORT_TYPE
out2[1] <= q2[1].DB_MAX_OUTPUT_PORT_TYPE
out2[2] <= q2[2].DB_MAX_OUTPUT_PORT_TYPE
out2[3] <= q2[3].DB_MAX_OUTPUT_PORT_TYPE
out2[4] <= q2[4].DB_MAX_OUTPUT_PORT_TYPE
out2[5] <= q2[5].DB_MAX_OUTPUT_PORT_TYPE
out2[6] <= q2[6].DB_MAX_OUTPUT_PORT_TYPE
out2[7] <= q2[7].DB_MAX_OUTPUT_PORT_TYPE
out2[8] <= q2[8].DB_MAX_OUTPUT_PORT_TYPE
out2[9] <= q2[9].DB_MAX_OUTPUT_PORT_TYPE
out2[10] <= q2[10].DB_MAX_OUTPUT_PORT_TYPE
out3[0] <= q3[0].DB_MAX_OUTPUT_PORT_TYPE
out3[1] <= q3[1].DB_MAX_OUTPUT_PORT_TYPE
out3[2] <= q3[2].DB_MAX_OUTPUT_PORT_TYPE
out3[3] <= q3[3].DB_MAX_OUTPUT_PORT_TYPE
out3[4] <= q3[4].DB_MAX_OUTPUT_PORT_TYPE
out3[5] <= q3[5].DB_MAX_OUTPUT_PORT_TYPE
out3[6] <= q3[6].DB_MAX_OUTPUT_PORT_TYPE
out3[7] <= q3[7].DB_MAX_OUTPUT_PORT_TYPE
out3[8] <= q3[8].DB_MAX_OUTPUT_PORT_TYPE
out3[9] <= q3[9].DB_MAX_OUTPUT_PORT_TYPE
out3[10] <= q3[10].DB_MAX_OUTPUT_PORT_TYPE
out4[0] <= q4[0].DB_MAX_OUTPUT_PORT_TYPE
out4[1] <= q4[1].DB_MAX_OUTPUT_PORT_TYPE
out4[2] <= q4[2].DB_MAX_OUTPUT_PORT_TYPE
out4[3] <= q4[3].DB_MAX_OUTPUT_PORT_TYPE
out4[4] <= q4[4].DB_MAX_OUTPUT_PORT_TYPE
out4[5] <= q4[5].DB_MAX_OUTPUT_PORT_TYPE
out4[6] <= q4[6].DB_MAX_OUTPUT_PORT_TYPE
out4[7] <= q4[7].DB_MAX_OUTPUT_PORT_TYPE
out4[8] <= q4[8].DB_MAX_OUTPUT_PORT_TYPE
out4[9] <= q4[9].DB_MAX_OUTPUT_PORT_TYPE
out4[10] <= q4[10].DB_MAX_OUTPUT_PORT_TYPE
out5[0] <= q5[0].DB_MAX_OUTPUT_PORT_TYPE
out5[1] <= q5[1].DB_MAX_OUTPUT_PORT_TYPE
out5[2] <= q5[2].DB_MAX_OUTPUT_PORT_TYPE
out5[3] <= q5[3].DB_MAX_OUTPUT_PORT_TYPE
out5[4] <= q5[4].DB_MAX_OUTPUT_PORT_TYPE
out5[5] <= q5[5].DB_MAX_OUTPUT_PORT_TYPE
out5[6] <= q5[6].DB_MAX_OUTPUT_PORT_TYPE
out5[7] <= q5[7].DB_MAX_OUTPUT_PORT_TYPE
out5[8] <= q5[8].DB_MAX_OUTPUT_PORT_TYPE
out5[9] <= q5[9].DB_MAX_OUTPUT_PORT_TYPE
out5[10] <= q5[10].DB_MAX_OUTPUT_PORT_TYPE
out6[0] <= q6[0].DB_MAX_OUTPUT_PORT_TYPE
out6[1] <= q6[1].DB_MAX_OUTPUT_PORT_TYPE
out6[2] <= q6[2].DB_MAX_OUTPUT_PORT_TYPE
out6[3] <= q6[3].DB_MAX_OUTPUT_PORT_TYPE
out6[4] <= q6[4].DB_MAX_OUTPUT_PORT_TYPE
out6[5] <= q6[5].DB_MAX_OUTPUT_PORT_TYPE
out6[6] <= q6[6].DB_MAX_OUTPUT_PORT_TYPE
out6[7] <= q6[7].DB_MAX_OUTPUT_PORT_TYPE
out6[8] <= q6[8].DB_MAX_OUTPUT_PORT_TYPE
out6[9] <= q6[9].DB_MAX_OUTPUT_PORT_TYPE
out6[10] <= q6[10].DB_MAX_OUTPUT_PORT_TYPE
out7[0] <= q7[0].DB_MAX_OUTPUT_PORT_TYPE
out7[1] <= q7[1].DB_MAX_OUTPUT_PORT_TYPE
out7[2] <= q7[2].DB_MAX_OUTPUT_PORT_TYPE
out7[3] <= q7[3].DB_MAX_OUTPUT_PORT_TYPE
out7[4] <= q7[4].DB_MAX_OUTPUT_PORT_TYPE
out7[5] <= q7[5].DB_MAX_OUTPUT_PORT_TYPE
out7[6] <= q7[6].DB_MAX_OUTPUT_PORT_TYPE
out7[7] <= q7[7].DB_MAX_OUTPUT_PORT_TYPE
out7[8] <= q7[8].DB_MAX_OUTPUT_PORT_TYPE
out7[9] <= q7[9].DB_MAX_OUTPUT_PORT_TYPE
out7[10] <= q7[10].DB_MAX_OUTPUT_PORT_TYPE
out8[0] <= q8[0].DB_MAX_OUTPUT_PORT_TYPE
out8[1] <= q8[1].DB_MAX_OUTPUT_PORT_TYPE
out8[2] <= q8[2].DB_MAX_OUTPUT_PORT_TYPE
out8[3] <= q8[3].DB_MAX_OUTPUT_PORT_TYPE
out8[4] <= q8[4].DB_MAX_OUTPUT_PORT_TYPE
out8[5] <= q8[5].DB_MAX_OUTPUT_PORT_TYPE
out8[6] <= q8[6].DB_MAX_OUTPUT_PORT_TYPE
out8[7] <= q8[7].DB_MAX_OUTPUT_PORT_TYPE
out8[8] <= q8[8].DB_MAX_OUTPUT_PORT_TYPE
out8[9] <= q8[9].DB_MAX_OUTPUT_PORT_TYPE
out8[10] <= q8[10].DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component
data[0] => scfifo_os41:auto_generated.data[0]
data[1] => scfifo_os41:auto_generated.data[1]
data[2] => scfifo_os41:auto_generated.data[2]
data[3] => scfifo_os41:auto_generated.data[3]
data[4] => scfifo_os41:auto_generated.data[4]
data[5] => scfifo_os41:auto_generated.data[5]
data[6] => scfifo_os41:auto_generated.data[6]
data[7] => scfifo_os41:auto_generated.data[7]
data[8] => scfifo_os41:auto_generated.data[8]
data[9] => scfifo_os41:auto_generated.data[9]
data[10] => scfifo_os41:auto_generated.data[10]
q[0] <= scfifo_os41:auto_generated.q[0]
q[1] <= scfifo_os41:auto_generated.q[1]
q[2] <= scfifo_os41:auto_generated.q[2]
q[3] <= scfifo_os41:auto_generated.q[3]
q[4] <= scfifo_os41:auto_generated.q[4]
q[5] <= scfifo_os41:auto_generated.q[5]
q[6] <= scfifo_os41:auto_generated.q[6]
q[7] <= scfifo_os41:auto_generated.q[7]
q[8] <= scfifo_os41:auto_generated.q[8]
q[9] <= scfifo_os41:auto_generated.q[9]
q[10] <= scfifo_os41:auto_generated.q[10]
wrreq => scfifo_os41:auto_generated.wrreq
rdreq => scfifo_os41:auto_generated.rdreq
clock => scfifo_os41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_os41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_je21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_je21:dpfifo.data[0]
data[1] => a_dpfifo_je21:dpfifo.data[1]
data[2] => a_dpfifo_je21:dpfifo.data[2]
data[3] => a_dpfifo_je21:dpfifo.data[3]
data[4] => a_dpfifo_je21:dpfifo.data[4]
data[5] => a_dpfifo_je21:dpfifo.data[5]
data[6] => a_dpfifo_je21:dpfifo.data[6]
data[7] => a_dpfifo_je21:dpfifo.data[7]
data[8] => a_dpfifo_je21:dpfifo.data[8]
data[9] => a_dpfifo_je21:dpfifo.data[9]
data[10] => a_dpfifo_je21:dpfifo.data[10]
q[0] <= a_dpfifo_je21:dpfifo.q[0]
q[1] <= a_dpfifo_je21:dpfifo.q[1]
q[2] <= a_dpfifo_je21:dpfifo.q[2]
q[3] <= a_dpfifo_je21:dpfifo.q[3]
q[4] <= a_dpfifo_je21:dpfifo.q[4]
q[5] <= a_dpfifo_je21:dpfifo.q[5]
q[6] <= a_dpfifo_je21:dpfifo.q[6]
q[7] <= a_dpfifo_je21:dpfifo.q[7]
q[8] <= a_dpfifo_je21:dpfifo.q[8]
q[9] <= a_dpfifo_je21:dpfifo.q[9]
q[10] <= a_dpfifo_je21:dpfifo.q[10]
rdreq => a_dpfifo_je21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_je21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo
clock => altsyncram_dhh1:FIFOram.clock0
clock => altsyncram_dhh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dhh1:FIFOram.data_a[0]
data[1] => altsyncram_dhh1:FIFOram.data_a[1]
data[2] => altsyncram_dhh1:FIFOram.data_a[2]
data[3] => altsyncram_dhh1:FIFOram.data_a[3]
data[4] => altsyncram_dhh1:FIFOram.data_a[4]
data[5] => altsyncram_dhh1:FIFOram.data_a[5]
data[6] => altsyncram_dhh1:FIFOram.data_a[6]
data[7] => altsyncram_dhh1:FIFOram.data_a[7]
data[8] => altsyncram_dhh1:FIFOram.data_a[8]
data[9] => altsyncram_dhh1:FIFOram.data_a[9]
data[10] => altsyncram_dhh1:FIFOram.data_a[10]
q[0] <= altsyncram_dhh1:FIFOram.q_b[0]
q[1] <= altsyncram_dhh1:FIFOram.q_b[1]
q[2] <= altsyncram_dhh1:FIFOram.q_b[2]
q[3] <= altsyncram_dhh1:FIFOram.q_b[3]
q[4] <= altsyncram_dhh1:FIFOram.q_b[4]
q[5] <= altsyncram_dhh1:FIFOram.q_b[5]
q[6] <= altsyncram_dhh1:FIFOram.q_b[6]
q[7] <= altsyncram_dhh1:FIFOram.q_b[7]
q[8] <= altsyncram_dhh1:FIFOram.q_b[8]
q[9] <= altsyncram_dhh1:FIFOram.q_b[9]
q[10] <= altsyncram_dhh1:FIFOram.q_b[10]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component
data[0] => scfifo_os41:auto_generated.data[0]
data[1] => scfifo_os41:auto_generated.data[1]
data[2] => scfifo_os41:auto_generated.data[2]
data[3] => scfifo_os41:auto_generated.data[3]
data[4] => scfifo_os41:auto_generated.data[4]
data[5] => scfifo_os41:auto_generated.data[5]
data[6] => scfifo_os41:auto_generated.data[6]
data[7] => scfifo_os41:auto_generated.data[7]
data[8] => scfifo_os41:auto_generated.data[8]
data[9] => scfifo_os41:auto_generated.data[9]
data[10] => scfifo_os41:auto_generated.data[10]
q[0] <= scfifo_os41:auto_generated.q[0]
q[1] <= scfifo_os41:auto_generated.q[1]
q[2] <= scfifo_os41:auto_generated.q[2]
q[3] <= scfifo_os41:auto_generated.q[3]
q[4] <= scfifo_os41:auto_generated.q[4]
q[5] <= scfifo_os41:auto_generated.q[5]
q[6] <= scfifo_os41:auto_generated.q[6]
q[7] <= scfifo_os41:auto_generated.q[7]
q[8] <= scfifo_os41:auto_generated.q[8]
q[9] <= scfifo_os41:auto_generated.q[9]
q[10] <= scfifo_os41:auto_generated.q[10]
wrreq => scfifo_os41:auto_generated.wrreq
rdreq => scfifo_os41:auto_generated.rdreq
clock => scfifo_os41:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= scfifo_os41:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_je21:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_je21:dpfifo.data[0]
data[1] => a_dpfifo_je21:dpfifo.data[1]
data[2] => a_dpfifo_je21:dpfifo.data[2]
data[3] => a_dpfifo_je21:dpfifo.data[3]
data[4] => a_dpfifo_je21:dpfifo.data[4]
data[5] => a_dpfifo_je21:dpfifo.data[5]
data[6] => a_dpfifo_je21:dpfifo.data[6]
data[7] => a_dpfifo_je21:dpfifo.data[7]
data[8] => a_dpfifo_je21:dpfifo.data[8]
data[9] => a_dpfifo_je21:dpfifo.data[9]
data[10] => a_dpfifo_je21:dpfifo.data[10]
q[0] <= a_dpfifo_je21:dpfifo.q[0]
q[1] <= a_dpfifo_je21:dpfifo.q[1]
q[2] <= a_dpfifo_je21:dpfifo.q[2]
q[3] <= a_dpfifo_je21:dpfifo.q[3]
q[4] <= a_dpfifo_je21:dpfifo.q[4]
q[5] <= a_dpfifo_je21:dpfifo.q[5]
q[6] <= a_dpfifo_je21:dpfifo.q[6]
q[7] <= a_dpfifo_je21:dpfifo.q[7]
q[8] <= a_dpfifo_je21:dpfifo.q[8]
q[9] <= a_dpfifo_je21:dpfifo.q[9]
q[10] <= a_dpfifo_je21:dpfifo.q[10]
rdreq => a_dpfifo_je21:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_je21:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo
clock => altsyncram_dhh1:FIFOram.clock0
clock => altsyncram_dhh1:FIFOram.clock1
clock => cntr_rdb:rd_ptr_msb.clock
clock => cntr_8e7:usedw_counter.clock
clock => cntr_sdb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_dhh1:FIFOram.data_a[0]
data[1] => altsyncram_dhh1:FIFOram.data_a[1]
data[2] => altsyncram_dhh1:FIFOram.data_a[2]
data[3] => altsyncram_dhh1:FIFOram.data_a[3]
data[4] => altsyncram_dhh1:FIFOram.data_a[4]
data[5] => altsyncram_dhh1:FIFOram.data_a[5]
data[6] => altsyncram_dhh1:FIFOram.data_a[6]
data[7] => altsyncram_dhh1:FIFOram.data_a[7]
data[8] => altsyncram_dhh1:FIFOram.data_a[8]
data[9] => altsyncram_dhh1:FIFOram.data_a[9]
data[10] => altsyncram_dhh1:FIFOram.data_a[10]
q[0] <= altsyncram_dhh1:FIFOram.q_b[0]
q[1] <= altsyncram_dhh1:FIFOram.q_b[1]
q[2] <= altsyncram_dhh1:FIFOram.q_b[2]
q[3] <= altsyncram_dhh1:FIFOram.q_b[3]
q[4] <= altsyncram_dhh1:FIFOram.q_b[4]
q[5] <= altsyncram_dhh1:FIFOram.q_b[5]
q[6] <= altsyncram_dhh1:FIFOram.q_b[6]
q[7] <= altsyncram_dhh1:FIFOram.q_b[7]
q[8] <= altsyncram_dhh1:FIFOram.q_b[8]
q[9] <= altsyncram_dhh1:FIFOram.q_b[9]
q[10] <= altsyncram_dhh1:FIFOram.q_b[10]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_rdb:rd_ptr_msb.sclr
sclr => cntr_8e7:usedw_counter.sclr
sclr => cntr_sdb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8e7:usedw_counter.q[0]
usedw[1] <= cntr_8e7:usedw_counter.q[1]
usedw[2] <= cntr_8e7:usedw_counter.q[2]
usedw[3] <= cntr_8e7:usedw_counter.q[3]
usedw[4] <= cntr_8e7:usedw_counter.q[4]
usedw[5] <= cntr_8e7:usedw_counter.q[5]
usedw[6] <= cntr_8e7:usedw_counter.q[6]
usedw[7] <= cntr_8e7:usedw_counter.q[7]
usedw[8] <= cntr_8e7:usedw_counter.q[8]
wreq => valid_wreq.IN0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cmpr_g09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_rdb:rd_ptr_msb
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_8e7:usedw_counter
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|cntr_sdb:wr_ptr
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|edge_detection|n_max_suppression:suppression
in_pix0[0] => LessThan6.IN11
in_pix0[1] => LessThan6.IN10
in_pix0[2] => LessThan6.IN9
in_pix0[3] => LessThan6.IN8
in_pix0[4] => LessThan6.IN7
in_pix0[5] => LessThan6.IN6
in_pix0[6] => LessThan6.IN5
in_pix0[7] => LessThan6.IN4
in_pix0[8] => LessThan6.IN3
in_pix0[9] => LessThan6.IN2
in_pix0[10] => LessThan6.IN1
in_pix1[0] => LessThan4.IN11
in_pix1[1] => LessThan4.IN10
in_pix1[2] => LessThan4.IN9
in_pix1[3] => LessThan4.IN8
in_pix1[4] => LessThan4.IN7
in_pix1[5] => LessThan4.IN6
in_pix1[6] => LessThan4.IN5
in_pix1[7] => LessThan4.IN4
in_pix1[8] => LessThan4.IN3
in_pix1[9] => LessThan4.IN2
in_pix1[10] => LessThan4.IN1
in_pix2[0] => LessThan2.IN11
in_pix2[1] => LessThan2.IN10
in_pix2[2] => LessThan2.IN9
in_pix2[3] => LessThan2.IN8
in_pix2[4] => LessThan2.IN7
in_pix2[5] => LessThan2.IN6
in_pix2[6] => LessThan2.IN5
in_pix2[7] => LessThan2.IN4
in_pix2[8] => LessThan2.IN3
in_pix2[9] => LessThan2.IN2
in_pix2[10] => LessThan2.IN1
in_pix3[0] => LessThan0.IN11
in_pix3[1] => LessThan0.IN10
in_pix3[2] => LessThan0.IN9
in_pix3[3] => LessThan0.IN8
in_pix3[4] => LessThan0.IN7
in_pix3[5] => LessThan0.IN6
in_pix3[6] => LessThan0.IN5
in_pix3[7] => LessThan0.IN4
in_pix3[8] => LessThan0.IN3
in_pix3[9] => LessThan0.IN2
in_pix3[10] => LessThan0.IN1
in_pix4[0] => LessThan0.IN22
in_pix4[0] => LessThan1.IN11
in_pix4[0] => LessThan2.IN22
in_pix4[0] => LessThan3.IN11
in_pix4[0] => LessThan4.IN22
in_pix4[0] => LessThan5.IN11
in_pix4[0] => LessThan6.IN22
in_pix4[0] => LessThan7.IN11
in_pix4[0] => LessThan8.IN22
in_pix4[0] => temp_result.DATAA
in_pix4[1] => LessThan0.IN21
in_pix4[1] => LessThan1.IN10
in_pix4[1] => LessThan2.IN21
in_pix4[1] => LessThan3.IN10
in_pix4[1] => LessThan4.IN21
in_pix4[1] => LessThan5.IN10
in_pix4[1] => LessThan6.IN21
in_pix4[1] => LessThan7.IN10
in_pix4[1] => LessThan8.IN21
in_pix4[1] => temp_result.DATAA
in_pix4[2] => LessThan0.IN20
in_pix4[2] => LessThan1.IN9
in_pix4[2] => LessThan2.IN20
in_pix4[2] => LessThan3.IN9
in_pix4[2] => LessThan4.IN20
in_pix4[2] => LessThan5.IN9
in_pix4[2] => LessThan6.IN20
in_pix4[2] => LessThan7.IN9
in_pix4[2] => LessThan8.IN20
in_pix4[2] => temp_result.DATAA
in_pix4[3] => LessThan0.IN19
in_pix4[3] => LessThan1.IN8
in_pix4[3] => LessThan2.IN19
in_pix4[3] => LessThan3.IN8
in_pix4[3] => LessThan4.IN19
in_pix4[3] => LessThan5.IN8
in_pix4[3] => LessThan6.IN19
in_pix4[3] => LessThan7.IN8
in_pix4[3] => LessThan8.IN19
in_pix4[3] => temp_result.DATAA
in_pix4[4] => LessThan0.IN18
in_pix4[4] => LessThan1.IN7
in_pix4[4] => LessThan2.IN18
in_pix4[4] => LessThan3.IN7
in_pix4[4] => LessThan4.IN18
in_pix4[4] => LessThan5.IN7
in_pix4[4] => LessThan6.IN18
in_pix4[4] => LessThan7.IN7
in_pix4[4] => LessThan8.IN18
in_pix4[4] => temp_result.DATAA
in_pix4[5] => LessThan0.IN17
in_pix4[5] => LessThan1.IN6
in_pix4[5] => LessThan2.IN17
in_pix4[5] => LessThan3.IN6
in_pix4[5] => LessThan4.IN17
in_pix4[5] => LessThan5.IN6
in_pix4[5] => LessThan6.IN17
in_pix4[5] => LessThan7.IN6
in_pix4[5] => LessThan8.IN17
in_pix4[5] => temp_result.DATAA
in_pix4[6] => LessThan0.IN16
in_pix4[6] => LessThan1.IN5
in_pix4[6] => LessThan2.IN16
in_pix4[6] => LessThan3.IN5
in_pix4[6] => LessThan4.IN16
in_pix4[6] => LessThan5.IN5
in_pix4[6] => LessThan6.IN16
in_pix4[6] => LessThan7.IN5
in_pix4[6] => LessThan8.IN16
in_pix4[6] => temp_result.DATAA
in_pix4[7] => LessThan0.IN15
in_pix4[7] => LessThan1.IN4
in_pix4[7] => LessThan2.IN15
in_pix4[7] => LessThan3.IN4
in_pix4[7] => LessThan4.IN15
in_pix4[7] => LessThan5.IN4
in_pix4[7] => LessThan6.IN15
in_pix4[7] => LessThan7.IN4
in_pix4[7] => LessThan8.IN15
in_pix4[7] => temp_result.DATAA
in_pix4[8] => LessThan0.IN14
in_pix4[8] => LessThan1.IN3
in_pix4[8] => LessThan2.IN14
in_pix4[8] => LessThan3.IN3
in_pix4[8] => LessThan4.IN14
in_pix4[8] => LessThan5.IN3
in_pix4[8] => LessThan6.IN14
in_pix4[8] => LessThan7.IN3
in_pix4[8] => LessThan8.IN14
in_pix4[9] => LessThan0.IN13
in_pix4[9] => LessThan1.IN2
in_pix4[9] => LessThan2.IN13
in_pix4[9] => LessThan3.IN2
in_pix4[9] => LessThan4.IN13
in_pix4[9] => LessThan5.IN2
in_pix4[9] => LessThan6.IN13
in_pix4[9] => LessThan7.IN2
in_pix4[9] => LessThan8.IN13
in_pix4[10] => LessThan0.IN12
in_pix4[10] => LessThan1.IN1
in_pix4[10] => LessThan2.IN12
in_pix4[10] => LessThan3.IN1
in_pix4[10] => LessThan4.IN12
in_pix4[10] => LessThan5.IN1
in_pix4[10] => LessThan6.IN12
in_pix4[10] => LessThan7.IN1
in_pix4[10] => LessThan8.IN12
in_pix5[0] => LessThan1.IN22
in_pix5[1] => LessThan1.IN21
in_pix5[2] => LessThan1.IN20
in_pix5[3] => LessThan1.IN19
in_pix5[4] => LessThan1.IN18
in_pix5[5] => LessThan1.IN17
in_pix5[6] => LessThan1.IN16
in_pix5[7] => LessThan1.IN15
in_pix5[8] => LessThan1.IN14
in_pix5[9] => LessThan1.IN13
in_pix5[10] => LessThan1.IN12
in_pix6[0] => LessThan3.IN22
in_pix6[1] => LessThan3.IN21
in_pix6[2] => LessThan3.IN20
in_pix6[3] => LessThan3.IN19
in_pix6[4] => LessThan3.IN18
in_pix6[5] => LessThan3.IN17
in_pix6[6] => LessThan3.IN16
in_pix6[7] => LessThan3.IN15
in_pix6[8] => LessThan3.IN14
in_pix6[9] => LessThan3.IN13
in_pix6[10] => LessThan3.IN12
in_pix7[0] => LessThan5.IN22
in_pix7[1] => LessThan5.IN21
in_pix7[2] => LessThan5.IN20
in_pix7[3] => LessThan5.IN19
in_pix7[4] => LessThan5.IN18
in_pix7[5] => LessThan5.IN17
in_pix7[6] => LessThan5.IN16
in_pix7[7] => LessThan5.IN15
in_pix7[8] => LessThan5.IN14
in_pix7[9] => LessThan5.IN13
in_pix7[10] => LessThan5.IN12
in_pix8[0] => LessThan7.IN22
in_pix8[1] => LessThan7.IN21
in_pix8[2] => LessThan7.IN20
in_pix8[3] => LessThan7.IN19
in_pix8[4] => LessThan7.IN18
in_pix8[5] => LessThan7.IN17
in_pix8[6] => LessThan7.IN16
in_pix8[7] => LessThan7.IN15
in_pix8[8] => LessThan7.IN14
in_pix8[9] => LessThan7.IN13
in_pix8[10] => LessThan7.IN12
in_angle[0] => Mux0.IN5
in_angle[1] => Mux0.IN4
out_pix[0] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[1] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[2] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[3] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[4] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[5] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[6] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE
out_pix[7] <= temp_result.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|threshold:thresholde
in_pix[0] => LessThan0.IN16
in_pix[0] => LessThan1.IN16
in_pix[0] => LessThan2.IN16
in_pix[1] => LessThan0.IN15
in_pix[1] => LessThan1.IN15
in_pix[1] => LessThan2.IN15
in_pix[2] => LessThan0.IN14
in_pix[2] => LessThan1.IN14
in_pix[2] => LessThan2.IN14
in_pix[3] => LessThan0.IN13
in_pix[3] => LessThan1.IN13
in_pix[3] => LessThan2.IN13
in_pix[4] => LessThan0.IN12
in_pix[4] => LessThan1.IN12
in_pix[4] => LessThan2.IN12
in_pix[5] => LessThan0.IN11
in_pix[5] => LessThan1.IN11
in_pix[5] => LessThan2.IN11
in_pix[6] => LessThan0.IN10
in_pix[6] => LessThan1.IN10
in_pix[6] => LessThan2.IN10
in_pix[7] => LessThan0.IN9
in_pix[7] => LessThan1.IN9
in_pix[7] => LessThan2.IN9
out_pix[0] <= temp_output.DB_MAX_OUTPUT_PORT_TYPE
out_pix[1] <= temp_output.DB_MAX_OUTPUT_PORT_TYPE
out_pix[2] <= <GND>
out_pix[3] <= <GND>
out_pix[4] <= <GND>
out_pix[5] <= <GND>
out_pix[6] <= <GND>
out_pix[7] <= <GND>


