// Seed: 2110239329
module module_0 (
    input wire  id_0
    , id_3,
    input uwire id_1
);
  always id_3 <= #id_3 -1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output logic id_6,
    output wand id_7,
    input wire id_8,
    input supply0 id_9
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_11;
  ;
  always_comb @(-1 or 1) begin : LABEL_0
    if (1) id_6 <= #1 id_0;
  end
  wire id_12;
  logic [7:0] id_13;
  parameter id_14 = 1 != -1;
  assign id_13[1] = id_0;
endmodule
