

================================================================
== Vitis HLS Report for 'kernel_trmm'
================================================================
* Date:           Fri Dec 13 11:28:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_trmm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max    |    min   |    max    |   min  |    max    |   Type  |
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   584351|  142289951|  2.337 ms|  0.569 sec|  584352|  142289952|       no|
    +---------+-----------+----------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+-------+---------+
        |grp_kernel_trmm_Pipeline_L2_fu_716        |kernel_trmm_Pipeline_L2        |     3003|     3003|  12.012 us|  12.012 us|  3003|   3003|       no|
        |grp_kernel_trmm_Pipeline_L21_fu_739       |kernel_trmm_Pipeline_L21       |        2|    39890|   8.000 ns|   0.160 ms|     2|  39890|       no|
        |grp_kernel_trmm_Pipeline_merlinL0_fu_768  |kernel_trmm_Pipeline_merlinL0  |        3|     2789|  12.000 ns|  11.156 us|     3|   2789|       no|
        |grp_kernel_trmm_Pipeline_L3_fu_794        |kernel_trmm_Pipeline_L3        |     3003|     3003|  12.012 us|  12.012 us|  3003|   3003|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+-------+---------+

        * Loop: 
        +----------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |- merlinL4_merlinL3   |   578200|  142283800|  2891 ~ 711419|          -|          -|   200|        no|
        | + merlinL2_merlinL1  |     2880|     671520|      12 ~ 2798|          -|          -|   240|        no|
        +----------------------+---------+-----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|     1454|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       46|    32|    72934|    56221|    0|
|Memory               |       16|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     4890|    -|
|Register             |        -|     -|     2388|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       62|    34|    75322|    62565|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     1|        9|       15|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|        3|        5|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|    214|    360|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U117        |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|    143|     78|    0|
    |grp_kernel_trmm_Pipeline_L2_fu_716        |kernel_trmm_Pipeline_L2              |        0|   0|    553|    220|    0|
    |grp_kernel_trmm_Pipeline_L21_fu_739       |kernel_trmm_Pipeline_L21             |        0|  26|  65030|  49731|    0|
    |grp_kernel_trmm_Pipeline_L3_fu_794        |kernel_trmm_Pipeline_L3              |        0|   0|    658|    478|    0|
    |grp_kernel_trmm_Pipeline_merlinL0_fu_768  |kernel_trmm_Pipeline_merlinL0        |        0|   2|    852|    895|    0|
    |merlin_gmem_kernel_trmm_256_0_m_axi_U     |merlin_gmem_kernel_trmm_256_0_m_axi  |       16|   0|   1963|   1644|    0|
    |merlin_gmem_kernel_trmm_512_B_m_axi_U     |merlin_gmem_kernel_trmm_512_B_m_axi  |       30|   0|   3521|   2695|    0|
    |mul_3ns_9ns_11_1_1_U119                   |mul_3ns_9ns_11_1_1                   |        0|   0|      0|     49|    0|
    |mul_6ns_11ns_16_1_1_U118                  |mul_6ns_11ns_16_1_1                  |        0|   1|      0|      6|    0|
    |sparsemux_33_4_32_1_1_U120                |sparsemux_33_4_32_1_1                |        0|   0|      0|     65|    0|
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |Total                                     |                                     |       46|  32|  72934|  56221|    0|
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_9s_16s_16_4_1_U121    |mac_muladd_3ns_9s_16s_16_4_1    |  i0 * i1 + i2|
    |mac_muladd_6ns_11s_16ns_17_4_1_U122  |mac_muladd_6ns_11s_16ns_17_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_6_0_buf_U  |A_6_0_buf_RAM_AUTO_1R1W   |       16|  0|   0|    0|  4975|   32|     1|       159200|
    |B_buf_U      |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_16_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_17_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_18_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_19_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_20_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_21_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_22_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_23_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_24_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_25_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_26_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_27_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_28_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_29_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_30_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                          |       16|  0|   0|   16| 52975|  544|    17|      1695200|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1338_1_fu_1097_p2    |         +|   0|  0|  63|          63|           3|
    |add_ln1338_fu_1103_p2      |         +|   0|  0|  63|          63|          63|
    |add_ln1358_fu_1228_p2      |         +|   0|  0|  23|          16|           3|
    |add_ln56_10_fu_1672_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln56_11_fu_1732_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln56_1_fu_1354_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln56_4_fu_1415_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln56_6_fu_1476_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln56_8_fu_1550_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln56_9_fu_1611_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln56_fu_1304_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln66_1_fu_1145_p2      |         +|   0|  0|  15|           8|           3|
    |add_ln66_2_fu_973_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln66_fu_1003_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln71_1_fu_1873_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln71_2_fu_1878_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln71_fu_1868_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln80_1_fu_1059_p2      |         +|   0|  0|  17|          10|           8|
    |add_ln80_fu_1050_p2        |         +|   0|  0|  10|           3|           3|
    |add_ln83_1_fu_1818_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln83_fu_1824_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln88_fu_2004_p2        |         +|   0|  0|  12|           5|           1|
    |empty_39_fu_1776_p2        |         +|   0|  0|  15|           8|           8|
    |empty_42_fu_1857_p2        |         +|   0|  0|  19|          12|          12|
    |offset_fu_1068_p2          |         +|   0|  0|  23|          16|          16|
    |sub64_i_fu_1259_p2         |         +|   0|  0|  68|          61|           2|
    |add33_fu_1807_p2           |         -|   0|  0|  15|           8|           8|
    |empty_40_fu_1792_p2        |         -|   0|  0|  19|          12|          12|
    |sub_ln1356_fu_1212_p2      |         -|   0|  0|  68|          61|          61|
    |cmp68_i_7_fu_1280_p2       |      icmp|   0|  0|  10|           3|           2|
    |grp_fu_821_p2              |      icmp|   0|  0|  10|           3|           1|
    |grp_fu_836_p2              |      icmp|   0|  0|   9|           2|           1|
    |grp_fu_852_p2              |      icmp|   0|  0|   9|           2|           1|
    |grp_fu_859_p2              |      icmp|   0|  0|  10|           3|           2|
    |grp_fu_865_p2              |      icmp|   0|  0|  10|           3|           2|
    |grp_fu_879_p2              |      icmp|   0|  0|  10|           3|           3|
    |grp_fu_885_p2              |      icmp|   0|  0|  12|           3|           4|
    |grp_fu_891_p2              |      icmp|   0|  0|  10|           3|           3|
    |grp_fu_897_p2              |      icmp|   0|  0|  10|           3|           3|
    |grp_fu_903_p2              |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1357_fu_1222_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln1363_fu_1253_p2     |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln1366_10_fu_1716_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_1_fu_1454_p2   |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_2_fu_1515_p2   |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_3_fu_1589_p2   |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln1370_4_fu_1650_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln1370_5_fu_1711_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln1370_6_fu_1747_p2   |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_fu_1393_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln66_fu_967_p2        |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln71_fu_982_p2        |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln83_fu_1812_p2       |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln88_fu_1830_p2       |      icmp|   0|  0|  13|           5|           6|
    |switch_fu_1286_p2          |      icmp|   0|  0|  10|           3|           2|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |or_ln1366_1_fu_1398_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln1366_2_fu_1459_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln1366_3_fu_1533_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln1366_4_fu_1594_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln1366_5_fu_1655_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln1366_fu_1337_p2       |        or|   0|  0|   2|           1|           1|
    |len_fu_1244_p3             |    select|   0|  0|  13|           1|          13|
    |select_ln66_1_fu_988_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln66_2_fu_1165_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln66_3_fu_1009_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln66_4_fu_1179_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln66_5_fu_1186_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln66_fu_1157_p3     |    select|   0|  0|   3|           1|           3|
    |select_ln83_1_fu_1844_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln83_fu_1836_p3     |    select|   0|  0|   5|           1|           1|
    |empty_41_fu_1798_p2        |       xor|   0|  0|   4|           4|           2|
    |rev_fu_1273_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln1366_fu_1527_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_1151_p2        |       xor|   0|  0|   4|           3|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1454|        1021|         857|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_6_0_buf_address0                      |    20|          4|   13|         52|
    |A_6_0_buf_ce0                           |    20|          4|    1|          4|
    |A_6_0_buf_d0                            |    54|         10|   32|        320|
    |A_6_0_buf_we0                           |    14|          3|    1|          3|
    |B_buf_16_address0                       |    31|          6|   12|         72|
    |B_buf_16_ce0                            |    26|          5|    1|          5|
    |B_buf_16_ce1                            |     9|          2|    1|          2|
    |B_buf_16_d0                             |    20|          4|   32|        128|
    |B_buf_16_we0                            |    20|          4|    1|          4|
    |B_buf_17_address0                       |    31|          6|   12|         72|
    |B_buf_17_ce0                            |    26|          5|    1|          5|
    |B_buf_17_ce1                            |     9|          2|    1|          2|
    |B_buf_17_d0                             |    20|          4|   32|        128|
    |B_buf_17_we0                            |    20|          4|    1|          4|
    |B_buf_18_address0                       |    31|          6|   12|         72|
    |B_buf_18_ce0                            |    26|          5|    1|          5|
    |B_buf_18_ce1                            |     9|          2|    1|          2|
    |B_buf_18_d0                             |    20|          4|   32|        128|
    |B_buf_18_we0                            |    20|          4|    1|          4|
    |B_buf_19_address0                       |    31|          6|   12|         72|
    |B_buf_19_ce0                            |    26|          5|    1|          5|
    |B_buf_19_ce1                            |     9|          2|    1|          2|
    |B_buf_19_d0                             |    20|          4|   32|        128|
    |B_buf_19_we0                            |    20|          4|    1|          4|
    |B_buf_20_address0                       |    31|          6|   12|         72|
    |B_buf_20_ce0                            |    26|          5|    1|          5|
    |B_buf_20_ce1                            |     9|          2|    1|          2|
    |B_buf_20_d0                             |    20|          4|   32|        128|
    |B_buf_20_we0                            |    20|          4|    1|          4|
    |B_buf_21_address0                       |    31|          6|   12|         72|
    |B_buf_21_ce0                            |    26|          5|    1|          5|
    |B_buf_21_ce1                            |     9|          2|    1|          2|
    |B_buf_21_d0                             |    20|          4|   32|        128|
    |B_buf_21_we0                            |    20|          4|    1|          4|
    |B_buf_22_address0                       |    31|          6|   12|         72|
    |B_buf_22_ce0                            |    26|          5|    1|          5|
    |B_buf_22_ce1                            |     9|          2|    1|          2|
    |B_buf_22_d0                             |    20|          4|   32|        128|
    |B_buf_22_we0                            |    20|          4|    1|          4|
    |B_buf_23_address0                       |    31|          6|   12|         72|
    |B_buf_23_ce0                            |    26|          5|    1|          5|
    |B_buf_23_ce1                            |     9|          2|    1|          2|
    |B_buf_23_d0                             |    20|          4|   32|        128|
    |B_buf_23_we0                            |    20|          4|    1|          4|
    |B_buf_24_address0                       |    31|          6|   12|         72|
    |B_buf_24_ce0                            |    26|          5|    1|          5|
    |B_buf_24_ce1                            |     9|          2|    1|          2|
    |B_buf_24_d0                             |    20|          4|   32|        128|
    |B_buf_24_we0                            |    20|          4|    1|          4|
    |B_buf_25_address0                       |    31|          6|   12|         72|
    |B_buf_25_ce0                            |    26|          5|    1|          5|
    |B_buf_25_ce1                            |     9|          2|    1|          2|
    |B_buf_25_d0                             |    20|          4|   32|        128|
    |B_buf_25_we0                            |    20|          4|    1|          4|
    |B_buf_26_address0                       |    31|          6|   12|         72|
    |B_buf_26_ce0                            |    26|          5|    1|          5|
    |B_buf_26_ce1                            |     9|          2|    1|          2|
    |B_buf_26_d0                             |    20|          4|   32|        128|
    |B_buf_26_we0                            |    20|          4|    1|          4|
    |B_buf_27_address0                       |    31|          6|   12|         72|
    |B_buf_27_ce0                            |    26|          5|    1|          5|
    |B_buf_27_ce1                            |     9|          2|    1|          2|
    |B_buf_27_d0                             |    20|          4|   32|        128|
    |B_buf_27_we0                            |    20|          4|    1|          4|
    |B_buf_28_address0                       |    31|          6|   12|         72|
    |B_buf_28_ce0                            |    26|          5|    1|          5|
    |B_buf_28_ce1                            |     9|          2|    1|          2|
    |B_buf_28_d0                             |    20|          4|   32|        128|
    |B_buf_28_we0                            |    20|          4|    1|          4|
    |B_buf_29_address0                       |    31|          6|   12|         72|
    |B_buf_29_ce0                            |    26|          5|    1|          5|
    |B_buf_29_ce1                            |     9|          2|    1|          2|
    |B_buf_29_d0                             |    20|          4|   32|        128|
    |B_buf_29_we0                            |    20|          4|    1|          4|
    |B_buf_30_address0                       |    31|          6|   12|         72|
    |B_buf_30_ce0                            |    26|          5|    1|          5|
    |B_buf_30_ce1                            |     9|          2|    1|          2|
    |B_buf_30_d0                             |    20|          4|   32|        128|
    |B_buf_30_we0                            |    20|          4|    1|          4|
    |B_buf_address0                          |    31|          6|   12|         72|
    |B_buf_ce0                               |    26|          5|    1|          5|
    |B_buf_ce1                               |     9|          2|    1|          2|
    |B_buf_d0                                |    20|          4|   32|        128|
    |B_buf_we0                               |    20|          4|    1|          4|
    |ap_NS_fsm                               |  2693|        746|    1|        746|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_817_ce                           |     9|          2|    1|          2|
    |grp_fu_817_p0                           |    14|          3|   32|         96|
    |grp_fu_817_p1                           |    14|          3|   32|         96|
    |i_2_fu_276                              |     9|          2|    6|         12|
    |i_sub_fu_264                            |     9|          2|    3|          6|
    |indvar_flatten83_fu_284                 |     9|          2|    8|         16|
    |indvar_flatten_reg_683                  |     9|          2|    8|         16|
    |indvars_iv160_fu_280                    |     9|          2|    3|          6|
    |indvars_iv162_fu_268                    |     9|          2|    3|          6|
    |indvars_iv205_fu_260                    |     9|          2|    8|         16|
    |indvars_iv_fu_272                       |     9|          2|    8|         16|
    |j_reg_694                               |     9|          2|    4|          8|
    |j_sub_reg_705                           |     9|          2|    5|         10|
    |merlin_gmem_kernel_trmm_256_0_ARADDR    |    54|         10|   64|        640|
    |merlin_gmem_kernel_trmm_256_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_trmm_256_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_256_0_blk_n_R   |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_trmm_512_B_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_trmm_512_B_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_512_B_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_trmm_512_B_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_trmm_512_B_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_512_B_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_512_B_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_blk_n_B   |     9|          2|    1|          2|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  4890|       1187| 1222|       6150|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_2077                                        |   64|   0|   64|          0|
    |add33_reg_2554                                         |    8|   0|    8|          0|
    |add_ln1338_reg_2202                                    |   63|   0|   63|          0|
    |add_ln66_2_reg_2115                                    |    8|   0|    8|          0|
    |add_ln80_reg_2164                                      |    3|   0|    3|          0|
    |add_ln83_1_reg_2562                                    |    8|   0|    8|          0|
    |ap_CS_fsm                                              |  745|   0|  745|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |bitcast_ln1370_1_reg_2396                              |   32|   0|   32|          0|
    |bitcast_ln1370_2_reg_2420                              |   32|   0|   32|          0|
    |bitcast_ln1370_3_reg_2444                              |   32|   0|   32|          0|
    |bitcast_ln1370_4_reg_2468                              |   32|   0|   32|          0|
    |bitcast_ln1370_5_reg_2492                              |   32|   0|   32|          0|
    |bitcast_ln1370_6_reg_2516                              |   32|   0|   32|          0|
    |bitcast_ln1370_7_reg_2544                              |   32|   0|   32|          0|
    |c_buf_10_addr_reg_2640                                 |   12|   0|   12|          0|
    |c_buf_11_addr_reg_2645                                 |   12|   0|   12|          0|
    |c_buf_12_addr_reg_2650                                 |   12|   0|   12|          0|
    |c_buf_13_addr_reg_2655                                 |   12|   0|   12|          0|
    |c_buf_14_addr_reg_2660                                 |   12|   0|   12|          0|
    |c_buf_15_addr_reg_2665                                 |   12|   0|   12|          0|
    |c_buf_1_addr_reg_2595                                  |   12|   0|   12|          0|
    |c_buf_2_addr_reg_2600                                  |   12|   0|   12|          0|
    |c_buf_3_addr_reg_2605                                  |   12|   0|   12|          0|
    |c_buf_4_addr_reg_2610                                  |   12|   0|   12|          0|
    |c_buf_5_addr_reg_2615                                  |   12|   0|   12|          0|
    |c_buf_6_addr_reg_2620                                  |   12|   0|   12|          0|
    |c_buf_7_addr_reg_2625                                  |   12|   0|   12|          0|
    |c_buf_8_addr_reg_2630                                  |   12|   0|   12|          0|
    |c_buf_9_addr_reg_2635                                  |   12|   0|   12|          0|
    |c_buf_addr_reg_2590                                    |   12|   0|   12|          0|
    |cmp142_i_2_reg_2315                                    |    1|   0|    1|          0|
    |cmp142_i_4_reg_2335                                    |    1|   0|    1|          0|
    |cmp142_i_5_reg_2345                                    |    1|   0|    1|          0|
    |cmp142_i_6_reg_2355                                    |    1|   0|    1|          0|
    |cmp68_i_1_reg_2295                                     |    1|   0|    1|          0|
    |cmp68_i_3_reg_2310                                     |    1|   0|    1|          0|
    |cmp68_i_5_reg_2330                                     |    1|   0|    1|          0|
    |cmp68_i_6_reg_2340                                     |    1|   0|    1|          0|
    |cmp68_i_7_reg_2350                                     |    1|   0|    1|          0|
    |empty_40_reg_2549                                      |   12|   0|   12|          0|
    |empty_42_reg_2578                                      |   12|   0|   12|          0|
    |grp_kernel_trmm_Pipeline_L21_fu_739_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_trmm_Pipeline_L2_fu_716_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_trmm_Pipeline_L3_fu_794_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_trmm_Pipeline_merlinL0_fu_768_ap_start_reg  |    1|   0|    1|          0|
    |head_align_reg_2186                                    |    3|   0|    3|          0|
    |i_2_fu_276                                             |    6|   0|    6|          0|
    |i_sub_fu_264                                           |    3|   0|    3|          0|
    |icmp115_reg_2300                                       |    1|   0|    1|          0|
    |icmp118_reg_2305                                       |    1|   0|    1|          0|
    |icmp_ln1357_reg_2276                                   |    1|   0|    1|          0|
    |icmp_ln1363_reg_2286                                   |    1|   0|    1|          0|
    |icmp_ln1366_10_reg_2525                                |    1|   0|    1|          0|
    |icmp_ln1370_1_reg_2425                                 |    1|   0|    1|          0|
    |icmp_ln1370_2_reg_2449                                 |    1|   0|    1|          0|
    |icmp_ln1370_3_reg_2473                                 |    1|   0|    1|          0|
    |icmp_ln1370_4_reg_2497                                 |    1|   0|    1|          0|
    |icmp_ln1370_5_reg_2521                                 |    1|   0|    1|          0|
    |icmp_ln1370_6_reg_2534                                 |    1|   0|    1|          0|
    |icmp_ln1370_reg_2401                                   |    1|   0|    1|          0|
    |icmp_ln71_reg_2120                                     |    1|   0|    1|          0|
    |indvar_flatten83_fu_284                                |    8|   0|    8|          0|
    |indvar_flatten_reg_683                                 |    8|   0|    8|          0|
    |indvars_iv160_fu_280                                   |    3|   0|    3|          0|
    |indvars_iv162_fu_268                                   |    3|   0|    3|          0|
    |indvars_iv205_fu_260                                   |    8|   0|    8|          0|
    |indvars_iv_fu_272                                      |    8|   0|    8|          0|
    |j_reg_694                                              |    4|   0|    4|          0|
    |j_sub_reg_705                                          |    5|   0|    5|          0|
    |len_reg_2281                                           |   13|   0|   13|          0|
    |merlin_gmem_kernel_trmm_512_B_addr_reg_2097            |   64|   0|   64|          0|
    |mul1_reg_2675                                          |   32|   0|   32|          0|
    |mul_ln66_reg_2154                                      |   16|   0|   16|          0|
    |offset_reg_2180                                        |   16|   0|   16|          0|
    |or_ln1366_1_reg_2405                                   |    1|   0|    1|          0|
    |or_ln1366_2_reg_2429                                   |    1|   0|    1|          0|
    |or_ln1366_3_reg_2453                                   |    1|   0|    1|          0|
    |or_ln1366_4_reg_2477                                   |    1|   0|    1|          0|
    |or_ln1366_5_reg_2501                                   |    1|   0|    1|          0|
    |or_ln1366_reg_2381                                     |    1|   0|    1|          0|
    |p_mid_reg_2250                                         |    6|   0|    8|          2|
    |raw_bits_reg_2376                                      |   32|   0|   32|          0|
    |rev_reg_2320                                           |    1|   0|    1|          0|
    |select_ln66_1_reg_2129                                 |    3|   0|    3|          0|
    |select_ln66_2_reg_2244                                 |    8|   0|    8|          0|
    |select_ln66_3_reg_2142                                 |    6|   0|    6|          0|
    |select_ln66_4_reg_2256                                 |    3|   0|    3|          0|
    |select_ln66_5_reg_2261                                 |    8|   0|    8|          0|
    |select_ln66_reg_2238                                   |    3|   0|    3|          0|
    |select_ln83_1_reg_2572                                 |    4|   0|    4|          0|
    |select_ln83_reg_2567                                   |    5|   0|    5|          0|
    |start_reg_2219                                         |   13|   0|   13|          0|
    |sub64_i_reg_2290                                       |   61|   0|   61|          0|
    |switch_reg_2360                                        |    1|   0|    1|          0|
    |tail_align_reg_2209                                    |    3|   0|    3|          0|
    |tmp_2_reg_2670                                         |   32|   0|   32|          0|
    |tmp_4_reg_2197                                         |   13|   0|   13|          0|
    |tmp_7_reg_2233                                         |   60|   0|   60|          0|
    |tmp_8_reg_2325                                         |    1|   0|    1|          0|
    |trunc_ln56_10_reg_2529                                 |   59|   0|   59|          0|
    |trunc_ln56_1_reg_2385                                  |   59|   0|   59|          0|
    |trunc_ln56_4_reg_2409                                  |   59|   0|   59|          0|
    |trunc_ln56_6_reg_2433                                  |   59|   0|   59|          0|
    |trunc_ln56_7_reg_2481                                  |   59|   0|   59|          0|
    |trunc_ln56_8_reg_2457                                  |   59|   0|   59|          0|
    |trunc_ln56_9_reg_2505                                  |   59|   0|   59|          0|
    |trunc_ln56_s_reg_2365                                  |   59|   0|   59|          0|
    |trunc_ln80_reg_2159                                    |   10|   0|   10|          0|
    |trunc_ln88_reg_2584                                    |    4|   0|    4|          0|
    |trunc_ln_reg_2090                                      |   58|   0|   58|          0|
    |zext_ln71_1_reg_2271                                   |    3|   0|    8|          5|
    |zext_ln71_reg_2266                                     |    3|   0|    4|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2388|   0| 2396|          8|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_trmm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_trmm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_trmm|  return value|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

