Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Sep  8 15:41:54 2023
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!
Writing filter settings....
Done writing filter settings to:
	/opt/Xilinx/Projects/HDMI_Rotator/project/etc/system.filters
Done writing Tab View settings to:
	/opt/Xilinx/Projects/HDMI_Rotator/project/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Sep 11 15:36:22 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying cache
implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 242 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:edid_emu INSTANCE:edid_emu_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist
IPNAME:edid_emu INSTANCE:edid_emu_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 311 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:607 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 168: Multiple declarations of unsigned included via multiple use clauses; none are made directly visible
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 432: <p_count> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 437: <p_count> is not declared.
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 440: Syntax error near "elsif".
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 439: <p_count> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 444: <p_count> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 436: <p_count> is not declared.
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Syntax error near "process".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Expecting type  void for <pxl_cnt_proc>.
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 472: This construct is only supported in VHDL 1076-2008
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 11 15:37:24 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:607 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 168: Multiple declarations of unsigned included via multiple use clauses; none are made directly visible
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 440: Syntax error near "elsif".
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Syntax error near "process".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Expecting type  void for <pxl_cnt_proc>.
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 472: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 475: Syntax error near "IMP".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 475: Expecting type  void for <imp>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 11 15:38:15 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 440: Syntax error near "elsif".
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Syntax error near "process".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Expecting type  void for <pxl_cnt_proc>.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 472: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 475: Syntax error near "IMP".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 475: Expecting type  void for <imp>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 11 15:38:44 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 440: Syntax error near "elsif".
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Syntax error near "process".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 448: Expecting type  void for <pxl_cnt_proc>.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 463: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 466: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 469: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:1690 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 472: This construct is only supported in VHDL 1076-2008
ERROR:HDLCompiler:806 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 475: Syntax error near "IMP".
ERROR:HDLCompiler:841 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 475: Expecting type  void for <imp>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 11 15:40:16 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 464: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 464: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 467: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 467: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 470: <p_count> is not declared.
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 470: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:854 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" Line 42: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 11 15:40:57 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:edid_emu_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
289 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:edid_emu_1 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
311 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/hdmi_in_0_wrapper/syst
em_hdmi_in_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/fpga.flw 
Using Option File(s): 
 /opt/Xilinx/Projects/HDMI_Rotator/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc" ...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_hdmi_out_0_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_hdmi_in_0_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_clock_generator
_0_wrapper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_proc_sys_reset_
0_wrapper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wrappe
r.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_microblaze_0_wr
apper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mb_plb_wrapper.
ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_ilmb_wrapper.ng
c"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_dlmb_wrapper.ng
c"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_dlmb_cntlr_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_ilmb_cntlr_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mdm_0_wrapper.n
gc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_pll_module_0_wr
apper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_xps_iic_0_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_edid_emu_0_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_xps_iic_1_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_edid_emu_1_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_lmb_bram_wrappe
r.ngc"...
Applying constraints in
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wrappe
r.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramdo_0" = FROM
   "bramgrp_0" TO "fddbgrp_0" TS_pll_module_0_pll_module_0_CLKOUT1_BUF;>
   [system.ucf(58)]: This constraint will be ignored because the relative clock
   constraint named 'TS_pll_module_0_pll_module_0_CLKOUT1_BUF' was not found.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramra_0" = FROM "bramra_0"
    TO "fddbgrp_0" TS_pll_module_0_pll_module_0_CLKOUT1_BUF;> [system.ucf(59)]:
   This constraint will be ignored because the relative clock constraint named
   'TS_pll_module_0_pll_module_0_CLKOUT1_BUF' was not found.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(3)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(2)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'hdmi_out_0_LED_pin_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:478 - clock net pll_module_0/CLKOUT1 with clock driver
   pll_module_0/pll_module_0/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST drives no
   clock pins
WARNING:NgdBuild:478 - clock net pll_module_0/CLKOUT2 with clock driver
   pll_module_0/pll_module_0/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST drives no
   clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal hdmi_out_0_LED_pin connected to top level port
   hdmi_out_0_LED_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 3 secs 
Total CPU  time at the beginning of Placer: 2 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:da26468c) REAL time: 2 mins 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:da26468c) REAL time: 2 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8b3d8f3c) REAL time: 2 mins 6 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7bf27fa0) REAL time: 2 mins 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7bf27fa0) REAL time: 2 mins 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7bf27fa0) REAL time: 2 mins 28 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7bf27fa0) REAL time: 2 mins 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7bf27fa0) REAL time: 2 mins 28 secs 

Phase 9.8  Global Placement
........................
................................................................................................
.............................................................................................
...........................................................................................
...........
Phase 9.8  Global Placement (Checksum:ecc9ed77) REAL time: 3 mins 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ecc9ed77) REAL time: 3 mins 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c33cd8a5) REAL time: 3 mins 36 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c33cd8a5) REAL time: 3 mins 36 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b2da6953) REAL time: 3 mins 36 secs 

Total REAL time to Placer completion: 3 mins 43 secs 
Total CPU  time to Placer completion: 3 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,871 out of  54,576   12%
    Number used as Flip Flops:               6,860
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,302 out of  27,288   30%
    Number used as logic:                    7,440 out of  27,288   27%
      Number using O6 output only:           5,540
      Number using O5 output only:             262
      Number using O5 and O6:                1,638
      Number used as ROM:                        0
    Number used as Memory:                     714 out of   6,408   11%
      Number used as Dual Port RAM:            574
        Number using O6 output only:           278
        Number using O5 output only:             6
        Number using O5 and O6:                290
      Number used as Single Port RAM:            0
      Number used as Shift Register:           140
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                 99
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    117
      Number with same-slice carry load:        31
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,442 out of   6,822   50%
  Number of MUXCYs used:                     1,304 out of  13,644    9%
  Number of LUT Flip Flop pairs used:        9,791
    Number with an unused Flip Flop:         3,574 out of   9,791   36%
    Number with an unused LUT:               1,489 out of   9,791   15%
    Number of fully used LUT-FF pairs:       4,728 out of   9,791   48%
    Number of unique control sets:             573
    Number of slice register sites lost
      to control set restrictions:           2,379 out of  54,576    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        82 out of     116   70%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                   12
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        36 out of     376    9%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  53 out of     376   14%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             3 out of       8   37%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           10 out of      58   17%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            3 out of       4   75%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  1089 MB
Total REAL time to MAP completion:  3 mins 48 secs 
Total CPU time to MAP completion:   3 mins 47 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,871 out of  54,576   12%
    Number used as Flip Flops:               6,860
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,302 out of  27,288   30%
    Number used as logic:                    7,440 out of  27,288   27%
      Number using O6 output only:           5,540
      Number using O5 output only:             262
      Number using O5 and O6:                1,638
      Number used as ROM:                        0
    Number used as Memory:                     714 out of   6,408   11%
      Number used as Dual Port RAM:            574
        Number using O6 output only:           278
        Number using O5 output only:             6
        Number using O5 and O6:                290
      Number used as Single Port RAM:            0
      Number used as Shift Register:           140
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                 99
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    117
      Number with same-slice carry load:        31
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,442 out of   6,822   50%
  Number of MUXCYs used:                     1,304 out of  13,644    9%
  Number of LUT Flip Flop pairs used:        9,791
    Number with an unused Flip Flop:         3,574 out of   9,791   36%
    Number with an unused LUT:               1,489 out of   9,791   15%
    Number of fully used LUT-FF pairs:       4,728 out of   9,791   48%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        82 out of     116   70%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                   12
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        36 out of     376    9%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  53 out of     376   14%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             3 out of       8   37%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           10 out of      58   17%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            3 out of       4   75%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 62012 unrouted;      REAL time: 7 secs 

Phase  2  : 47694 unrouted;      REAL time: 9 secs 

Phase  3  : 19463 unrouted;      REAL time: 19 secs 

Phase  4  : 19463 unrouted; (Setup:0, Hold:288, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 35 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 35 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 35 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 | BUFGMUX_X3Y13| No   | 2211 |  0.666     |  2.374      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk |  BUFGMUX_X2Y3| No   |  378 |  0.680     |  2.388      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk |  BUFGMUX_X2Y2| No   |  172 |  0.059     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_w |              |      |      |            |             |
|               d_clk |  BUFGMUX_X2Y1| No   |   84 |  0.174     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|          0/pxlclkx2 |  BUFGMUX_X2Y4| No   |   82 |  0.378     |  2.096      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X2Y12| No   |   66 |  0.058     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.280     |  6.677      |
+---------------------+--------------+------+------+------------+-------------+
|edid_emu_0/edid_emu_ |              |      |      |            |             |
|0/USER_LOGIC_I/iic_i |              |      |      |            |             |
|ntr_PWR_26_o_AND_27_ |              |      |      |            |             |
|                   o |         Local|      |    7 |  0.000     |  1.202      |
+---------------------+--------------+------+------+------------+-------------+
|edid_emu_1/edid_emu_ |              |      |      |            |             |
|1/USER_LOGIC_I/iic_i |              |      |      |            |             |
|ntr_PWR_26_o_AND_27_ |              |      |      |            |             |
|                   o |         Local|      |    8 |  0.000     |  3.430      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|Inst_dvi_decoder/pcl |              |      |      |            |             |
|                kx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_decoder/p |              |      |      |            |             |
|       clkx10_bufpll |         Local|      |   12 |  0.029     |  1.779      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.839ns|    12.494ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.205ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.779ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       497927|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.494ns|          N/A|            0|            0|       497927|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 33 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 39 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  871 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 35
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 497928 paths, 0 nets, and 34543 connections

Design statistics:
   Minimum period:  12.494ns (Maximum frequency:  80.038MHz)


Analysis completed Mon Sep 11 15:47:06 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 8 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Mon Sep 11 15:47:10 2023

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.

INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_0' at 'RAMB16_X0Y40' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_1' at 'RAMB16_X1Y32' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_2' at 'RAMB16_X0Y38' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_3' at 'RAMB16_X0Y34' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_4' at 'RAMB16_X0Y36' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_5' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_6' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_7' at 'RAMB16_X1Y28' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   edid_emu_0/edid_emu_0/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   edid_emu_1/edid_emu_1/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 36 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/opt/Xilinx/Projects/HDMI_Rotator/project/etc/system.filters
Done writing Tab View settings to:
	/opt/Xilinx/Projects/HDMI_Rotator/project/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Sep 12 16:55:34 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying cache
implementation netlist
IPNAME:hdmi_out INSTANCE:hdmi_out_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 242 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:edid_emu INSTANCE:edid_emu_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist
IPNAME:edid_emu INSTANCE:edid_emu_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 311 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 43: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 43: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 45: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 45: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:1731 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 47: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-"
ERROR:HDLCompiler:622 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 47: Near std_logic_vector ; type conversion expression type cannot be determined uniquely
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 49: <de_out> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 51: <de_out> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 66: <de_out> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 68: <de_out> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 65: <p_count> is not declared.
ERROR:HDLCompiler:854 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 23: Unit <behavioral> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep 12 16:58:16 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 72: <de_out> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 74: <de_out> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 71: <p_count> is not declared.
ERROR:HDLCompiler:854 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 23: Unit <behavioral> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep 12 16:58:59 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 75: <de_in> is not declared.
ERROR:HDLCompiler:69 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 72: <p_count> is not declared.
ERROR:HDLCompiler:854 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/rgb2ypbpr.vhd" Line 23: Unit <behavioral> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/system_hdmi_in_0_wrapper_
   xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Sep 12 16:59:51 2023
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 160 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 219 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 45000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 57500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 12500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 127500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 405 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_DATA_WIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 456 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR2	microblaze_0_IXCL
  (0x81600000-0x8160ffff) xps_iic_0	mb_plb
  (0x81800000-0x8180ffff) edid_emu_0	mb_plb
  (0x82600000-0x8260ffff) xps_iic_1	mb_plb
  (0x82800000-0x8280ffff) edid_emu_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: edid_emu, INSTANCE:edid_emu_1 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /opt/Xilinx/Projects/HDMI_Rotator/project/pcores/edid_emu_v1_00_a/data/edid_e
   mu_v2_1_0.mpd line 40 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 5 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VFBC1_Rd_Clk, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_clk - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1339 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Reset, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1340 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Read, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_read -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1341 
WARNING:EDK:4180 - PORT: VFBC1_Rd_End_Burst, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_end_burst - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1342 
WARNING:EDK:4180 - PORT: VFBC1_Rd_Flush, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1343 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Clk, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_clk -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1534 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Reset, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_reset
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1535 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Write, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_write
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1536 
WARNING:EDK:4180 - PORT: VFBC2_Wd_End_Burst, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_end_burst - No driver found. Port will be driven to
   GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1537 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Flush, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_flush
   - No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1538 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_data -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1539 
WARNING:EDK:4180 - PORT: VFBC2_Wd_Data_BE, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_data_be - No driver found. Port will be driven to GND
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1540 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Data, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_data -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1344 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Empty, CONNECTOR: hdmi_in_0_VFBC_OUT_rd_empty
   - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1345 
WARNING:EDK:4181 - PORT: VFBC1_Rd_Almost_Empty, CONNECTOR:
   hdmi_in_0_VFBC_OUT_rd_almost_empty - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1346 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Full, CONNECTOR: hdmi_out_0_VFBC_OUT_wd_full -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1541 
WARNING:EDK:4181 - PORT: VFBC2_Wd_Almost_Full, CONNECTOR:
   hdmi_out_0_VFBC_OUT_wd_almost_full - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 1542 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: pll_module_0_CLKOUT0 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 269 
WARNING:EDK:4181 - PORT: CLKOUT1, CONNECTOR: pll_module_0_CLKOUT1 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 270 
WARNING:EDK:4181 - PORT: CLKOUT2, CONNECTOR: pll_module_0_CLKOUT2 - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 272 
WARNING:EDK:4181 - PORT: LOCKED, CONNECTOR: pll_module_0_LOCKED - floating
   connection - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 268 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 412 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_PIM2_B_SUBTYPE value to VFBC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 463 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR2 core has constraints automatically generated by XPS in
implementation/mcb_ddr2_wrapper/mcb_ddr2_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hdmi_in INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 55 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 80 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 87 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 94 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 101 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 110 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - Copying cache
implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr2 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 126 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 217 - Copying cache
implementation netlist
IPNAME:pll_module INSTANCE:pll_module_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 258 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 278 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_1 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 300 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 119 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_in_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:hdmi_out_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
242 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:edid_emu_0 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
289 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:edid_emu_1 - /opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line
311 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/clock_generator_0_wrap
per/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hdmi_in_0_wrapper INSTANCE:hdmi_in_0 -
/opt/Xilinx/Projects/HDMI_Rotator/project/system.mhs line 230 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-2 -intstyle silent -i -sd .. system_hdmi_in_0_wrapper.ngc
../system_hdmi_in_0_wrapper

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/hdmi_in_0_wrapper/syst
em_hdmi_in_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hdmi_in_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_hdmi_in_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 47.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx45csg324-2 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/fpga.flw 
Using Option File(s): 
 /opt/Xilinx/Projects/HDMI_Rotator/project/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-2 -nt timestamp -bm system.bmm
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45csg324-2 -nt timestamp -bm system.bmm
/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system.ngc" ...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_hdmi_out_0_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_hdmi_in_0_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_clock_generator
_0_wrapper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_proc_sys_reset_
0_wrapper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wrappe
r.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_microblaze_0_wr
apper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mb_plb_wrapper.
ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_ilmb_wrapper.ng
c"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_dlmb_wrapper.ng
c"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_dlmb_cntlr_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_ilmb_cntlr_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mdm_0_wrapper.n
gc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_pll_module_0_wr
apper.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_xps_iic_0_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_edid_emu_0_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_xps_iic_1_wrapp
er.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_edid_emu_1_wrap
per.ngc"...
Loading design module
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_lmb_bram_wrappe
r.ngc"...
Applying constraints in
"/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wrappe
r.ncf" to module "MCB_DDR2"...
WARNING:ConstraintSystem:193 - The TNM 'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   cannot be actively used by the referencing TIG constraint ''. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(8)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1*"
   TNM="TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH";>
   [/opt/Xilinx/Projects/HDMI_Rotator/project/implementation/system_mcb_ddr2_wra
   pper.ncf(7)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'pll_module_0/pll_module_0/PLL_ADV_inst' of type PLL_ADV has been changed
   from 'VIRTEX5' to 'SPARTAN6' to correct post-ngdbuild and timing simulation
   for this primitive.  In order for functional simulation to be correct, the
   value of SIM_DEVICE should be changed in this same manner in the source
   netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC
   TS_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH" TIG;>: Unable to find an active
   'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'TNM_TIG_MCB_DDR2_S6_DONE_CAL_SYNCH'.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramdo_0" = FROM
   "bramgrp_0" TO "fddbgrp_0" TS_pll_module_0_pll_module_0_CLKOUT1_BUF;>
   [system.ucf(58)]: This constraint will be ignored because the relative clock
   constraint named 'TS_pll_module_0_pll_module_0_CLKOUT1_BUF' was not found.

WARNING:ConstraintSystem:3 - Constraint <TIMESPEC "TS_ramra_0" = FROM "bramra_0"
    TO "fddbgrp_0" TS_pll_module_0_pll_module_0_CLKOUT1_BUF;> [system.ucf(59)]:
   This constraint will be ignored because the relative clock constraint named
   'TS_pll_module_0_pll_module_0_CLKOUT1_BUF' was not found.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 0.75 HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_zio_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_zio_pin by
   the constraint <Net fpga_0_MCB_DDR2_zio_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(3)].
WARNING:NgdBuild:1012 - The constraint <NET "fpga_0_MCB_DDR2_rzq_pin" IOSTANDARD
   = "SSTL18_II"> is overridden on the design object fpga_0_MCB_DDR2_rzq_pin by
   the constraint <Net fpga_0_MCB_DDR2_rzq_pin IOSTANDARD = LVCMOS18_JEDEC;>
   [system.ucf(2)].
Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance pll_module_0/PLL_ADV_inst to 13.333333 ns based on the period
   specification (<TIMESPEC
   TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin * 0.75
   HIGH 50%>).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'hdmi_out_0_LED_pin_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:478 - clock net pll_module_0/CLKOUT1 with clock driver
   pll_module_0/pll_module_0/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST drives no
   clock pins
WARNING:NgdBuild:478 - clock net pll_module_0/CLKOUT2 with clock driver
   pll_module_0/pll_module_0/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST drives no
   clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  18 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-2".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal hdmi_out_0_LED_pin connected to top level port
   hdmi_out_0_LED_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 3 secs 
Total CPU  time at the beginning of Placer: 2 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:da26468c) REAL time: 2 mins 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:da26468c) REAL time: 2 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8b3d8f3c) REAL time: 2 mins 6 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7bf27fa0) REAL time: 2 mins 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7bf27fa0) REAL time: 2 mins 29 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7bf27fa0) REAL time: 2 mins 29 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7bf27fa0) REAL time: 2 mins 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7bf27fa0) REAL time: 2 mins 29 secs 

Phase 9.8  Global Placement
........................
................................................................................................
.............................................................................................
...........................................................................................
...........
Phase 9.8  Global Placement (Checksum:ecc9ed77) REAL time: 3 mins 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ecc9ed77) REAL time: 3 mins 39 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c33cd8a5) REAL time: 3 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c33cd8a5) REAL time: 3 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b2da6953) REAL time: 3 mins 49 secs 

Total REAL time to Placer completion: 3 mins 57 secs 
Total CPU  time to Placer completion: 3 mins 57 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   37
Slice Logic Utilization:
  Number of Slice Registers:                 6,871 out of  54,576   12%
    Number used as Flip Flops:               6,860
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,302 out of  27,288   30%
    Number used as logic:                    7,440 out of  27,288   27%
      Number using O6 output only:           5,540
      Number using O5 output only:             262
      Number using O5 and O6:                1,638
      Number used as ROM:                        0
    Number used as Memory:                     714 out of   6,408   11%
      Number used as Dual Port RAM:            574
        Number using O6 output only:           278
        Number using O5 output only:             6
        Number using O5 and O6:                290
      Number used as Single Port RAM:            0
      Number used as Shift Register:           140
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                 99
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    117
      Number with same-slice carry load:        31
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,442 out of   6,822   50%
  Number of MUXCYs used:                     1,304 out of  13,644    9%
  Number of LUT Flip Flop pairs used:        9,791
    Number with an unused Flip Flop:         3,574 out of   9,791   36%
    Number with an unused LUT:               1,489 out of   9,791   15%
    Number of fully used LUT-FF pairs:       4,728 out of   9,791   48%
    Number of unique control sets:             573
    Number of slice register sites lost
      to control set restrictions:           2,379 out of  54,576    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        82 out of     116   70%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                   12
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        36 out of     376    9%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  53 out of     376   14%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             3 out of       8   37%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           10 out of      58   17%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            3 out of       4   75%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.78

Peak Memory Usage:  1089 MB
Total REAL time to MAP completion:  4 mins 3 secs 
Total CPU time to MAP completion:   4 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 6,871 out of  54,576   12%
    Number used as Flip Flops:               6,860
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                9
  Number of Slice LUTs:                      8,302 out of  27,288   30%
    Number used as logic:                    7,440 out of  27,288   27%
      Number using O6 output only:           5,540
      Number using O5 output only:             262
      Number using O5 and O6:                1,638
      Number used as ROM:                        0
    Number used as Memory:                     714 out of   6,408   11%
      Number used as Dual Port RAM:            574
        Number using O6 output only:           278
        Number using O5 output only:             6
        Number using O5 and O6:                290
      Number used as Single Port RAM:            0
      Number used as Shift Register:           140
        Number using O6 output only:            40
        Number using O5 output only:             1
        Number using O5 and O6:                 99
    Number used exclusively as route-thrus:    148
      Number with same-slice register load:    117
      Number with same-slice carry load:        31
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,442 out of   6,822   50%
  Number of MUXCYs used:                     1,304 out of  13,644    9%
  Number of LUT Flip Flop pairs used:        9,791
    Number with an unused Flip Flop:         3,574 out of   9,791   36%
    Number with an unused LUT:               1,489 out of   9,791   15%
    Number of fully used LUT-FF pairs:       4,728 out of   9,791   48%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        82 out of     116   70%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                   12
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        36 out of     376    9%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  53 out of     376   14%
    Number used as OLOGIC2s:                     0
    Number used as OSERDES2s:                   53
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             3 out of       8   37%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           10 out of      58   17%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            3 out of       4   75%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 7 secs 
Finished initial Timing Analysis.  REAL time: 7 secs 

WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data_b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 62012 unrouted;      REAL time: 8 secs 

Phase  2  : 47694 unrouted;      REAL time: 10 secs 

Phase  3  : 19463 unrouted;      REAL time: 22 secs 

Phase  4  : 19463 unrouted; (Setup:0, Hold:288, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:316, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_75_0000MHzPLL0 | BUFGMUX_X3Y13| No   | 2211 |  0.666     |  2.374      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_c |              |      |      |            |             |
|              md_clk |  BUFGMUX_X2Y3| No   |  378 |  0.680     |  2.388      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0_VFBC_OUT_ |              |      |      |            |             |
|             cmd_clk |  BUFGMUX_X2Y2| No   |  172 |  0.059     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0_VFBC_OUT_w |              |      |      |            |             |
|               d_clk |  BUFGMUX_X2Y1| No   |   84 |  0.174     |  1.893      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|          0/pxlclkx2 |  BUFGMUX_X2Y4| No   |   82 |  0.378     |  2.096      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X2Y12| No   |   66 |  0.058     |  1.768      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  4.280     |  6.677      |
+---------------------+--------------+------+------+------------+-------------+
|edid_emu_0/edid_emu_ |              |      |      |            |             |
|0/USER_LOGIC_I/iic_i |              |      |      |            |             |
|ntr_PWR_26_o_AND_27_ |              |      |      |            |             |
|                   o |         Local|      |    7 |  0.000     |  1.202      |
+---------------------+--------------+------+------+------------+-------------+
|edid_emu_1/edid_emu_ |              |      |      |            |             |
|1/USER_LOGIC_I/iic_i |              |      |      |            |             |
|ntr_PWR_26_o_AND_27_ |              |      |      |            |             |
|                   o |         Local|      |    8 |  0.000     |  3.430      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_in_0/hdmi_in_0/ |              |      |      |            |             |
|Inst_dvi_decoder/pcl |              |      |      |            |             |
|                kx10 |         Local|      |   12 |  0.038     |  1.560      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_decoder/p |              |      |      |            |             |
|       clkx10_bufpll |         Local|      |   12 |  0.029     |  1.779      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out_0/hdmi_out_ |              |      |      |            |             |
|0/Inst_dvi_out_nativ |              |      |      |            |             |
|           e/pclkx10 |         Local|      |    8 |  0.000     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|   m_2x_180_bufpll_o |         Local|      |   37 |  0.723     |  1.570      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MPMC_Clk_Me |              |      |      |            |             |
|       m_2x_bufpll_o |         Local|      |   34 |  0.704     |  1.551      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|     r_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_s |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_dqs_ioi_m |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mp |              |      |      |            |             |
|mc_core_0/gen_sparta |              |      |      |            |             |
|n6_mcb.s6_phy_top_if |              |      |      |            |             |
|/mpmc_mcb_raw_wrappe |              |      |      |            |             |
|r_0/idelay_udqs_ioi_ |              |      |      |            |             |
|                   m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.067ns|     1.599ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.839ns|    12.494ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.205ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 0.7 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_S6_SYS_RST_SYNCH_pa | SETUP       |         N/A|     3.779ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.594ns|            0|            0|            0|       497927|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     13.333ns|     12.494ns|          N/A|            0|            0|       497927|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 33 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 45 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  871 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 35
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 497928 paths, 0 nets, and 34543 connections

Design statistics:
   Minimum period:  12.494ns (Maximum frequency:  80.038MHz)


Analysis completed Tue Sep 12 17:06:24 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -2
Opened constraints file system.pcf.

Tue Sep 12 17:06:29 2023

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.

INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_0' at 'RAMB16_X0Y40' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_1' at 'RAMB16_X1Y32' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_2' at 'RAMB16_X0Y38' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_3' at 'RAMB16_X0Y34' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_4' at 'RAMB16_X0Y36' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_5' at 'RAMB16_X0Y24' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_6' at 'RAMB16_X1Y30' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_7' at 'RAMB16_X1Y28' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   edid_emu_0/edid_emu_0/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   edid_emu_1/edid_emu_1/USER_LOGIC_I/iic_intr_PWR_26_o_AND_27_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/xcl_read_data_a/REO
   RDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR2/MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_read_0/XCL_B.xcl_read_data
   _b/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 36 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
