INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/Clock/Clock.sim/sim_1/synth/func/xsim/Clocksm_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Num_Clock
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/houyayue/hodepoint/TextCode/Clock/Clock.srcs/sim_1/new/Clocksm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clocksm
