Device,Device ID,Wafer,Site,P/F,SW Bin,HW Bin,Time,All Fail Bins
1,"W3,1",1,1,0,"1132",7,5493,""
2,"W3,1",1,1,0,"1132",7,4513,""
3,"W4,1",1,1,0,"1580",5,46497,""
4,"W5,1",1,1,0,"1580",5,41968,""
5,"W6,1",1,1,1,"4",4,85739,""
6,"W7,1",1,1,0,"1113",6,2529,""
7,"W7,1",1,1,0,"1113",6,2528,""
8,"W8,1",1,1,0,"1113",6,2540,""
9,"W8,1",1,1,0,"1113",6,2557,""
10,"W9,2",1,1,0,"1113",6,2532,""
11,"W9,2",1,1,0,"1113",6,2535,""
12,"W8,2",1,1,0,"1113",6,2536,""
13,"W8,2",1,1,0,"1113",6,2538,""
14,"W7,2",1,1,0,"1113",6,2546,""
15,"W7,2",1,1,0,"1113",6,2535,""
16,"W6,2",1,1,1,"2",2,122073,""
17,"W5,2",1,1,0,"1580",5,28871,""
18,"W4,2",1,1,0,"1580",5,29585,""
19,"W3,2",1,1,0,"1580",5,107655,""
20,"W2,2",1,1,0,"1434",5,19056,""
21,"W1,3",1,1,0,"1580",5,24835,""
22,"W2,3",1,1,0,"1111",6,1425,""
23,"W2,3",1,1,0,"1111",6,1423,""
24,"W3,3",1,1,0,"1111",6,1424,""
25,"W3,3",1,1,0,"1111",6,1418,""
26,"W4,3",1,1,0,"1412",5,31926,""
27,"W5,3",1,1,1,"2",2,111666,""
28,"W6,3",1,1,1,"2",2,114541,""
29,"W7,3",1,1,0,"1113",6,2563,""
30,"W7,3",1,1,0,"1113",6,2534,""
31,"W8,3",1,1,0,"1113",6,2559,""
32,"W8,3",1,1,0,"1113",6,2526,""
33,"W9,3",1,1,1,"4",4,76306,""
34,"W10,3",1,1,0,"1411",5,19027,""
35,"W10,4",1,1,1,"4",4,79913,""