// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cabac_top_cabac_top_Pipeline_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tempBst_3_04_out,
        tempBst_3_04_out_ap_vld,
        tempBst_2_03_out,
        tempBst_2_03_out_ap_vld,
        tempBst_1_02_out,
        tempBst_1_02_out_ap_vld,
        tempBst_0_01_out,
        tempBst_0_01_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] tempBst_3_04_out;
output   tempBst_3_04_out_ap_vld;
output  [7:0] tempBst_2_03_out;
output   tempBst_2_03_out_ap_vld;
output  [7:0] tempBst_1_02_out;
output   tempBst_1_02_out_ap_vld;
output  [7:0] tempBst_0_01_out;
output   tempBst_0_01_out_ap_vld;

reg ap_idle;
reg tempBst_3_04_out_ap_vld;
reg tempBst_2_03_out_ap_vld;
reg tempBst_1_02_out_ap_vld;
reg tempBst_0_01_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] exitcond172_fu_109_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_address0;
reg    cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ce0;
wire   [7:0] cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_q0;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] empty_28_fu_126_p1;
reg   [1:0] empty_28_reg_210;
wire   [63:0] loop_index_cast_fu_121_p1;
wire    ap_block_pp0_stage0;
reg   [2:0] loop_index_fu_40;
wire   [2:0] empty_27_fu_115_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_loop_index_load;
reg   [7:0] tempBst_1_fu_44;
reg   [7:0] tempBst_1_1_fu_48;
reg   [7:0] tempBst_1_2_fu_52;
reg   [7:0] tempBst_1_3_fu_56;
wire    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

cabac_top_cabac_top_Pipeline_4_cabac_top_unsigned_char_volatile_unsigned_char_volatile_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_address0),
    .ce0(cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ce0),
    .q0(cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_q0)
);

cabac_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((exitcond172_fu_109_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            loop_index_fu_40 <= empty_27_fu_115_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            loop_index_fu_40 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond172_fu_109_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_28_reg_210 <= empty_28_fu_126_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_28_reg_210 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_1_1_fu_48 <= cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_28_reg_210 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_1_2_fu_52 <= cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_28_reg_210 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_1_3_fu_56 <= cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_28_reg_210 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_1_fu_44 <= cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_q0;
    end
end

always @ (*) begin
    if (((exitcond172_fu_109_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_loop_index_load = 3'd0;
    end else begin
        ap_sig_allocacmp_loop_index_load = loop_index_fu_40;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ce0 = 1'b1;
    end else begin
        cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond172_fu_109_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_0_01_out_ap_vld = 1'b1;
    end else begin
        tempBst_0_01_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond172_fu_109_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_1_02_out_ap_vld = 1'b1;
    end else begin
        tempBst_1_02_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond172_fu_109_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_2_03_out_ap_vld = 1'b1;
    end else begin
        tempBst_2_03_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond172_fu_109_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tempBst_3_04_out_ap_vld = 1'b1;
    end else begin
        tempBst_3_04_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign cabac_top_unsigned_char_volatile_unsigned_char_volatile_stream_unsigned_int_0_tempBst_address0 = loop_index_cast_fu_121_p1;

assign empty_27_fu_115_p2 = (ap_sig_allocacmp_loop_index_load + 3'd1);

assign empty_28_fu_126_p1 = ap_sig_allocacmp_loop_index_load[1:0];

assign exitcond172_fu_109_p2 = ((ap_sig_allocacmp_loop_index_load == 3'd4) ? 1'b1 : 1'b0);

assign loop_index_cast_fu_121_p1 = ap_sig_allocacmp_loop_index_load;

assign tempBst_0_01_out = tempBst_1_fu_44;

assign tempBst_1_02_out = tempBst_1_1_fu_48;

assign tempBst_2_03_out = tempBst_1_2_fu_52;

assign tempBst_3_04_out = tempBst_1_3_fu_56;

endmodule //cabac_top_cabac_top_Pipeline_4
