Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov  6 09:07:00 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_20/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 4.015ns (70.438%)  route 1.685ns (29.562%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_20/C
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_20/Q
                         net (fo=1, routed)           1.685     2.141    result_OBUFT[31]_inst_i_1_lopt_replica_20_1
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559     5.700 r  result_OBUFT[27]_inst/O
                         net (fo=0)                   0.000     5.700    result[27]
    K18                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 4.032ns (71.336%)  route 1.620ns (28.664%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_4/C
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_4/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_4_1
    K14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.576     5.653 r  result_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     5.653    result[12]
    K14                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 4.030ns (71.325%)  route 1.620ns (28.675%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_3/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_3/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_3_1
    J14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.574     5.650 r  result_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     5.650    result[11]
    J14                                                               r  result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_21/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 4.020ns (71.275%)  route 1.620ns (28.725%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_21/C
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_21/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_21_1
    L17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.564     5.641 r  result_OBUFT[28]_inst/O
                         net (fo=0)                   0.000     5.641    result[28]
    L17                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_31/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 4.018ns (71.262%)  route 1.620ns (28.738%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_31/C
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_31/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_31_1
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     5.638 r  result_OBUFT[8]_inst/O
                         net (fo=0)                   0.000     5.638    result[8]
    L14                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_22/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 4.017ns (71.260%)  route 1.620ns (28.740%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_22/C
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_22/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_22_1
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     5.638 r  result_OBUFT[29]_inst/O
                         net (fo=0)                   0.000     5.638    result[29]
    L16                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_30/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 4.017ns (71.259%)  route 1.620ns (28.741%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_30/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_30/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_30_1
    L15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     5.637 r  result_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     5.637    result[7]
    L15                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_24/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 4.017ns (71.258%)  route 1.620ns (28.742%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_24/C
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_24/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_24_1
    J19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     5.637 r  result_OBUFT[30]_inst/O
                         net (fo=0)                   0.000     5.637    result[30]
    J19                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 4.014ns (71.244%)  route 1.620ns (28.756%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_25/C
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_25/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_25_1
    K19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.558     5.634 r  result_OBUFT[31]_inst/O
                         net (fo=0)                   0.000     5.634    result[31]
    K19                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_12/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 4.010ns (71.225%)  route 1.620ns (28.775%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_12/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  result_OBUFT[31]_inst_i_1_lopt_replica_12/Q
                         net (fo=1, routed)           1.620     2.076    result_OBUFT[31]_inst_i_1_lopt_replica_12_1
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     5.631 r  result_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     5.631    result[1]
    M15                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_1
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     1.540    result[0]
    M14                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_2/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_2/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_2_1
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     1.540    result[10]
    N15                                                               r  result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_3/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_3/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_3_1
    J14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[11]_inst/O
                         net (fo=0)                   0.000     1.540    result[11]
    J14                                                               r  result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_4/C
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_4/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_4_1
    K14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     1.540    result[12]
    K14                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_5/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_5/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_5_1
    G15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     1.540    result[13]
    G15                                                               r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_6/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_6/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_6_1
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     1.540    result[14]
    H15                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_7/C
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_7/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_7_1
    G20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     1.540    result[15]
    G20                                                               r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_8/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_8/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_8/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_8_1
    G19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[16]_inst/O
                         net (fo=0)                   0.000     1.540    result[16]
    G19                                                               r  result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_9/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_9/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_9/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_9_1
    H20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[17]_inst/O
                         net (fo=0)                   0.000     1.540    result[17]
    H20                                                               r  result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_OBUFT[31]_inst_i_1_lopt_replica_10/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  result_OBUFT[31]_inst_i_1_lopt_replica_10/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  result_OBUFT[31]_inst_i_1_lopt_replica_10/Q
                         net (fo=1, routed)           0.575     0.716    result_OBUFT[31]_inst_i_1_lopt_replica_10_1
    J20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.540 r  result_OBUFT[18]_inst/O
                         net (fo=0)                   0.000     1.540    result[18]
    J20                                                               r  result[18] (OUT)
  -------------------------------------------------------------------    -------------------





