.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C116:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R10C119:CIB_DSP
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R10C122:CIB_DSP
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C46:CIB_DSP
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R10C49:CIB_DSP
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R10C50:CIB_DSP
arc: N1_V02N0201 V01N0001

.tile CIB_R10C51:CIB_DSP
arc: N1_V02N0001 H02W0001

.tile CIB_R10C52:CIB_DSP
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203
arc: W1_H02W0001 V06N0003

.tile CIB_R10C53:CIB_DSP
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R10C54:CIB_DSP
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 S3_V06N0103

.tile CIB_R10C55:CIB_DSP
arc: N1_V02N0401 S1_V02N0101

.tile CIB_R10C56:CIB_DSP
arc: N1_V02N0201 N3_V06S0103

.tile CIB_R11C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R13C125:CIB_LR
arc: H00L0100 V02N0101
arc: JA0 H02E0501
arc: JA3 H02E0701
arc: JB0 H02E0301
arc: JCE0 H00L0100
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: V00B0100 V02N0301
enum: CIB.JB3MUX 0

.tile CIB_R14C125:CIB_LR
arc: JA3 H02E0701
arc: JB3 V02N0101
arc: JCE1 H02E0101
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00B0100
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0701 H02E0701
arc: V00B0100 S1_V02N0301

.tile CIB_R15C125:CIB_LR
arc: N1_V02N0101 H02E0101

.tile CIB_R16C125:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 N1_V02S0701
arc: JB0 V02N0101
arc: JB3 V02N0101
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0301 W1_H02E0301

.tile CIB_R17C125:CIB_LR
arc: H00R0000 H02E0401
arc: JA0 H00R0000
arc: JA3 V02N0701
arc: JCE0 V02N0201
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: V00B0100 V02S0301
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R17C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R18C125:CIB_LR
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 H02E0701

.tile CIB_R19C125:CIB_LR
arc: JA0 H02E0501
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0500
arc: JLSR0 V00B0100
arc: N1_V02N0201 S1_V02N0201
arc: V00B0100 V02N0301
enum: CIB.JB0MUX 0

.tile CIB_R1C10:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C114:CIB
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C116:CIB
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 S1_V02N0701
arc: JA0 V02N0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C117:CIB
arc: JA0 H02E0701
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C119:CIB
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06N0303
arc: H00R0000 H02W0401
arc: JA0 V02N0501
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0000
arc: V00B0000 V02N0001
enum: CIB.JB0MUX 0

.tile CIB_R1C11:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C120:CIB
arc: H00R0000 V02N0401
arc: JA0 H02E0501
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0400
arc: JLSR0 H02E0301
arc: W1_H02W0401 V02N0401
enum: CIB.JB0MUX 0

.tile CIB_R1C121:CIB
arc: JA0 V02N0701
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0000
arc: V00B0000 W1_H02E0401
enum: CIB.JB0MUX 0

.tile CIB_R1C122:CIB
arc: JA0 V02N0501
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0100
arc: V00B0100 S1_V02N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C12:CIB
arc: E1_H02E0501 V01N0101
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C13:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C14:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C15:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C18:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C19:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C20:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C21:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C3:CIB
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R1C58:CIB
arc: E1_H02E0501 V01N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C59:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C5:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C61:CIB
arc: E1_H02E0501 V01N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C63:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C64:CIB
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C65:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C66:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C69:CIB
arc: E1_H02E0701 V01N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C6:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C70:CIB
arc: E1_H02E0701 V06N0203
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C71:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C72:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C74:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C7:CIB
arc: JA0 S1_V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C80:CIB
arc: E1_H02E0501 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C81:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C9:CIB
enum: CIB.JB0MUX 0

.tile CIB_R20C125:CIB_LR
arc: H00R0100 W1_H02E0701
arc: JA0 V02N0501
arc: JA3 H02E0501
arc: JCE0 H00R0100
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 W1_H02E0701
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R21C125:CIB_LR
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 W1_H02E0501

.tile CIB_R22C101:CIB_EBR
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C104:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R22C107:CIB_EBR
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R22C110:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R22C113:CIB_EBR
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R22C116:CIB_EBR
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R22C119:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R22C122:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R22C124:CIB_EBR
arc: N1_V02N0501 S1_V02N0501

.tile CIB_R22C125:CIB_LR_S
arc: W3_H06W0303 JF5

.tile CIB_R22C17:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 JQ6
arc: H00R0100 H02W0701
arc: JB4 V00B0100
arc: JB5 V00B0100
arc: JB6 V00B0100
arc: JB7 V00B0100
arc: JD4 H00R0100
arc: JD5 H00R0100
arc: JD6 H00R0100
arc: JD7 H00R0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 JF5
arc: S1_V02S0701 JQ7
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JQ5
arc: V00B0100 H02W0701
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C18:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF0
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 JF7
arc: H00R0100 V02S0701
arc: H01W0000 JQ5
arc: H01W0100 JF4
arc: JA0 H02W0501
arc: JA1 V02S0501
arc: JA2 S1_V02N0701
arc: JA3 S1_V02N0501
arc: JA5 V00T0100
arc: JA7 V00T0100
arc: JB0 H00R0100
arc: JB1 H00R0100
arc: JB2 V02N0101
arc: JB3 H00R0100
arc: JB4 V02S0701
arc: JB5 V02S0701
arc: JB6 V02S0701
arc: JB7 V02S0701
arc: JC2 V02N0401
arc: JC3 S1_V02N0601
arc: JC4 V00T0100
arc: JC6 V00T0100
arc: JCLK0 G_HPBX0600
arc: JD0 V00T0100
arc: JD1 V00T0100
arc: JD2 V00T0100
arc: JD3 V02N0201
arc: JD4 H00R0100
arc: JD5 H00R0100
arc: JD6 H00R0100
arc: JD7 H00R0100
arc: S1_V02S0001 JQ2
arc: S1_V02S0101 JF3
arc: S1_V02S0301 JQ3
arc: S1_V02S0401 JF6
arc: S1_V02S0701 JF5
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 JQ6
arc: V00T0100 V02S0701
arc: W1_H02W0201 JF2
arc: W1_H02W0401 JQ4
arc: W1_H02W0701 V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C19:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF4
arc: E1_H02E0201 JF0
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 JF1
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ6
arc: H00R0000 S1_V02N0401
arc: JA0 S1_V02N0701
arc: JA1 W1_H02E0501
arc: JA2 H02E0701
arc: JA3 S1_V02N0501
arc: JA4 W1_H02E0701
arc: JA5 S1_V02N0101
arc: JB0 V00T0000
arc: JB1 V00T0000
arc: JC0 W1_H02E0601
arc: JC1 H02E0601
arc: JC2 S1_V02N0601
arc: JC3 W1_H02E0401
arc: JC4 S1_V02N0201
arc: JC5 V00T0100
arc: JCLK0 G_HPBX0600
arc: JD0 H00R0000
arc: JD1 H00R0000
arc: JD2 N1_V01S0000
arc: JD3 H00R0000
arc: JD4 S1_V02N0401
arc: JD5 S1_V02N0401
arc: JD6 V02N0601
arc: JD7 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF5
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 JF3
arc: W1_H02W0501 S3_V06N0303
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C20:CIB_EBR
arc: E1_H02E0001 JQ0
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 H02E0301
arc: H00R0100 S1_V02N0701
arc: JA0 V02S0501
arc: JA1 H00L0100
arc: JA2 H02W0701
arc: JA3 H02E0501
arc: JA6 S1_V02N0301
arc: JA7 W1_H02E0501
arc: JC0 H00R0100
arc: JC1 H02W0401
arc: JC2 W1_H02E0401
arc: JC3 H02W0601
arc: JC6 V02N0001
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0201
arc: JLSR1 H02W0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02W0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C21:CIB_EBR
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: JA0 H02W0701
arc: JA1 H02E0701
arc: JA4 N1_V01S0100
arc: JA5 V00T0000
arc: JA6 S1_V02N0101
arc: JA7 W1_H02E0701
arc: JC0 H02E0601
arc: JC1 H02W0601
arc: JC4 S1_V02N0201
arc: JC5 V02S0201
arc: JC6 H02E0401
arc: JC7 S1_V02N0001
arc: JCLK0 G_HPBX0300
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R22C22:CIB_EBR
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0100 E1_H02W0301
arc: JA0 H00L0100
arc: JA1 H02W0701
arc: JA2 H02E0701
arc: JA3 V00T0000
arc: JA6 S1_V02N0301
arc: JA7 E1_H02W0501
arc: JB1 H02E0301
arc: JC0 V02N0401
arc: JC1 S1_V02N0401
arc: JC2 E1_H02W0401
arc: JC3 V02N0601
arc: JC6 H02E0401
arc: JC7 V00T0100
arc: JCLK0 G_HPBX0600
arc: JD0 V02N0201
arc: JD2 H02E0201
arc: JLSR1 H02W0301
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 JQ0
arc: S1_V02S0301 JQ1
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06E0103
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: V01S0100 JQ2
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C23:CIB_EBR
arc: JA0 W1_H02E0501
arc: JA1 S1_V02N0501
arc: JA4 S1_V02N0101
arc: JA5 V00T0000
arc: JA6 H02E0701
arc: JA7 E1_H02W0701
arc: JC0 S1_V02N0601
arc: JC1 W1_H02E0601
arc: JC4 H02W0601
arc: JC5 V02N0001
arc: JC6 S1_V02N0001
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0300
arc: V00T0000 H02E0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 E1_H02W0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R22C24:CIB_EBR
arc: E1_H02E0201 JQ2
arc: E1_H02E0301 JQ3
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 JQ5
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: JA0 H00L0100
arc: JA1 H00R0000
arc: JA2 V02S0701
arc: JA3 V02N0701
arc: JA6 V02N0101
arc: JA7 V00T0100
arc: JB3 H02W0301
arc: JB5 V00B0100
arc: JC0 E1_H02W0401
arc: JC1 V02S0401
arc: JC2 S1_V02N0401
arc: JC3 N1_V01S0100
arc: JC6 V02N0201
arc: JC7 V02N0001
arc: JCLK0 G_HPBX0600
arc: JD2 E1_H02W0201
arc: JD4 V02N0401
arc: JLSR1 H02W0501
arc: S1_V02S0601 JQ4
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C25:CIB_EBR
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: JA0 H00L0000
arc: JA1 H02W0501
arc: JA4 N1_V01S0100
arc: JA5 H02W0701
arc: JA6 S1_V02N0101
arc: JA7 N1_V01N0101
arc: JC0 S1_V02N0601
arc: JC1 H00L0100
arc: JC4 H02E0401
arc: JC5 V00T0000
arc: JC6 H02W0601
arc: JC7 V02N0001
arc: JCLK0 G_HPBX0300
arc: N1_V01N0101 S3_V06N0203
arc: V00T0000 V02S0401
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R22C26:CIB_EBR
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S3_V06N0303
arc: JB5 H02E0301
arc: JB7 H02W0101
arc: JD4 V00B0000
arc: JD6 V02N0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 JQ6
arc: S1_V02S0501 JQ7
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02N0201
arc: V01S0000 JQ5
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C27:CIB_EBR
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: JA0 V02S0501
arc: JA1 W1_H02E0501
arc: JA2 V02N0501
arc: JA3 W1_H02E0701
arc: JA6 V02S0101
arc: JA7 S1_V02N0101
arc: JC0 V02N0401
arc: JC1 V02S0401
arc: JC2 S1_V02N0401
arc: JC3 S1_V02N0601
arc: JC6 V02N0201
arc: JC7 S1_V02N0001
arc: JCLK0 G_HPBX0600
arc: JLSR1 H02E0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0501 S3_V06N0303
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C28:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: JA0 S1_V02N0701
arc: JA1 S1_V02N0501
arc: JA2 V00B0000
arc: JA3 V02S0701
arc: JA4 S1_V02N0301
arc: JA5 S1_V02N0101
arc: JC0 E1_H02W0401
arc: JC1 W1_H02E0401
arc: JC2 S1_V02N0601
arc: JC3 H02E0401
arc: JC4 S1_V02N0001
arc: JC5 W1_H02E0601
arc: JCLK0 G_HPBX0300
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0001
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C29:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF1
arc: H01W0000 JF2
arc: H01W0100 JF4
arc: JA1 V02N0501
arc: JA3 V00B0000
arc: JA7 V02N0101
arc: JC0 H02E0401
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0300
arc: S3_V06S0003 JF3
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF5
arc: V00B0000 V02N0201
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C30:CIB_EBR
arc: JA5 W1_H02E0501
arc: JA7 W1_H02E0701
arc: JC0 V02N0601
arc: JC4 V02N0201
arc: JC6 W1_H02E0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 H01E0101
arc: W1_H02W0401 W3_H06E0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA1MUX 0

.tile CIB_R22C33:CIB_EBR
arc: E1_H01E0101 E3_H06W0203

.tile CIB_R22C34:CIB_EBR
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V01N0001
arc: S3_V06S0203 E1_H01W0000

.tile CIB_R22C35:CIB_EBR
arc: E1_H01E0101 JF6
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 S3_V06N0203
arc: H01W0000 JF7
arc: JB5 S1_V02N0701
arc: JB7 E1_H02W0101
arc: JD4 E1_H02W0201
arc: JD6 V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C36:CIB_EBR
arc: E1_H01E0101 JF3
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 JF2
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JA1 H00R0000
arc: JA3 S1_V02N0701
arc: JA7 H02E0501
arc: JB1 H00R0100
arc: JB3 W1_H02E0301
arc: JC0 W1_H02E0401
arc: JC2 N1_V01S0100
arc: JCLK0 G_HPBX0600
arc: JD0 V02N0201
arc: JD2 E1_H02W0201
arc: JLSR1 V00B0100
arc: S3_V06S0003 JF3
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C37:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0101 S3_V06N0103
arc: E3_H06E0303 H01E0101
arc: H01W0100 JF6
arc: JC0 H02W0401
arc: JC1 V02N0601
arc: JC2 H02W0601
arc: JC3 E1_H02W0401
arc: JC4 H02E0401
arc: JC5 S1_V02N0001
arc: JD6 V02S0601
arc: JD7 S1_V02N0401
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V02N0501
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0

.tile CIB_R22C38:CIB_EBR
arc: E1_H01E0101 JF0
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 JF1
arc: H01W0100 JF3
arc: JA1 H00R0000
arc: JA3 H02W0701
arc: JA7 W1_H02E0501
arc: JB1 S1_V02N0101
arc: JB3 H00R0100
arc: JB5 H02W0301
arc: JC0 E1_H02W0601
arc: JC2 H02W0601
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0201
arc: JD2 N1_V01S0000
arc: JD4 E1_H02W0201
arc: JLSR1 V00T0100
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 JF2
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C39:CIB_EBR
arc: H00L0000 S1_V02N0001
arc: JA1 H00L0000
arc: JA5 V02N0301
arc: JA7 V02N0101
arc: JC0 S1_V02N0601
arc: JC4 H02E0401
arc: JC6 V02N0001
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 S3_V06N0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R22C40:CIB_EBR
arc: E3_H06E0003 S3_V06N0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R22C42:CIB_EBR
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R22C43:CIB_EBR
arc: H01W0100 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R22C44:CIB_EBR
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R22C45:CIB_EBR
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: S3_V06S0103 H06W0103

.tile CIB_R22C46:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H01W0000 JF6
arc: JB6 V02S0701
arc: JB7 V02S0501
arc: JD6 N1_V02S0401
arc: JD7 V01N0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: S3_V06S0103 H06W0103
arc: V01S0100 JF7
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C47:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF0
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 JQ6
arc: H01W0100 JQ0
arc: JA4 H02W0501
arc: JA5 V00B0000
arc: JB0 S1_V02N0301
arc: JB1 V02S0301
arc: JB2 H02E0101
arc: JB3 N1_V02S0301
arc: JB4 H02E0301
arc: JB5 V00B0100
arc: JB6 N1_V02S0501
arc: JB7 N1_V01S0000
arc: JC4 V02S0001
arc: JC5 H02W0601
arc: JCLK0 G_HPBX0600
arc: JD0 V00T0100
arc: JD1 V02N0001
arc: JD2 V02S0201
arc: JD3 H00R0000
arc: JD4 H00R0100
arc: JD5 S1_V02N0401
arc: JD6 N1_V02S0601
arc: JD7 H02E0201
arc: JLSR1 V00B0000
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JF4
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JF1
arc: N1_V02N0401 JF6
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ5
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 JF2
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R22C48:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: H01W0000 JF2
arc: JB0 H00R0100
arc: JB1 H02E0101
arc: JB2 S1_V02N0101
arc: JB3 V02S0301
arc: JC0 W1_H02E0601
arc: JC1 H02E0601
arc: JCLK0 G_HPBX0200
arc: JD0 H00R0000
arc: JD1 W1_H02E0001
arc: JD2 V00T0100
arc: JD3 V00B0100
arc: JLSR1 V00T0000
arc: N1_V01N0001 JF0
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JF1
arc: N1_V02N0401 H01E0001
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ1
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R22C49:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: H00L0000 V02N0201
arc: H00R0000 W1_H02E0401
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JA1 V02N0701
arc: JA3 H02E0701
arc: JA7 W1_H02E0501
arc: JB1 W1_H02E0301
arc: JB3 E1_H02W0301
arc: JB5 H00R0000
arc: JB7 H02E0101
arc: JC0 H00L0000
arc: JC2 S1_V02N0401
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0201
arc: JD2 V02N0001
arc: JD4 V02S0401
arc: JD6 V00B0000
arc: JLSR1 V00B0100
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF1
arc: S3_V06S0303 JF5
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF2
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C50:CIB_EBR
arc: E3_H06E0303 W3_H06E0303
arc: JA1 W1_H02E0501
arc: JA5 S1_V02N0301
arc: JA7 H02W0501
arc: JC0 W1_H02E0601
arc: JC4 V02N0201
arc: JC6 V02N0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0701 W3_H06E0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C51:CIB_EBR
arc: N1_V02N0401 E1_H02W0401
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C52:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0401 N1_V02S0401

.tile CIB_R22C53:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H01W0000 JQ6
arc: JB4 H00L0000
arc: JB5 E1_H02W0101
arc: JB6 V02S0501
arc: JB7 V02S0701
arc: JD4 V02N0601
arc: JD5 N1_V02S0601
arc: JD6 V02S0601
arc: JD7 V01N0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 JF6
arc: N1_V02N0601 JQ4
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 JF5
arc: S1_V02S0701 H02W0701
arc: V01S0000 JF4
arc: W1_H02W0401 V06N0203
arc: W3_H06W0303 N1_V01S0100
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C54:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF1
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V01S0100
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: H01W0000 JQ5
arc: H01W0100 JQ3
arc: JA4 V00T0000
arc: JA5 H02W0701
arc: JB0 H00R0100
arc: JB1 V02S0301
arc: JB2 H02E0301
arc: JB3 H00R0000
arc: JB4 S1_V02N0701
arc: JB5 V02S0501
arc: JB6 V02S0701
arc: JB7 V02N0701
arc: JC4 H02W0401
arc: JC5 V00T0000
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0201
arc: JD1 H02E0201
arc: JD2 W1_H02E0001
arc: JD3 V02S0001
arc: JD4 N1_V02S0601
arc: JD5 V00B0000
arc: JD6 W1_H02E0201
arc: JD7 H02E0001
arc: JLSR1 H02W0501
arc: N1_V01N0001 JF0
arc: N1_V01N0101 JF5
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JQ4
arc: N1_V02N0601 JF6
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: W1_H02W0001 JF2
arc: W1_H02W0701 JF7
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R22C55:CIB_EBR
arc: E1_H01E0101 JF4
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0501
arc: H01W0000 JF1
arc: JA4 W1_H02E0701
arc: JB0 N1_V02S0101
arc: JB1 S1_V02N0101
arc: JB2 S1_V02N0301
arc: JB3 H00R0000
arc: JB4 N1_V02S0701
arc: JB5 W1_H02E0101
arc: JC4 V02S0201
arc: JCLK0 G_HPBX0200
arc: JD0 H02E0201
arc: JD1 H02E0001
arc: JD2 V00B0100
arc: JD3 H02W0001
arc: JD4 V00B0000
arc: JD5 H00R0100
arc: JLSR1 H02E0501
arc: N1_V01N0001 JF5
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 JF2
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 JF3
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R22C56:CIB_EBR
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 V06N0203

.tile CIB_R22C59:CIB_EBR
arc: E1_H02E0501 N1_V01S0100

.tile CIB_R22C60:CIB_EBR
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: JA1 H00R0000
arc: JA3 V00T0000
arc: JA7 H02E0501
arc: JC0 N1_V01S0100
arc: JC2 H00R0100
arc: JCLK0 G_HPBX0600
arc: S1_V02S0001 JF2
arc: S1_V02S0301 JF3
arc: V00T0000 V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C61:CIB_EBR
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: JA1 H00R0000
arc: JA5 V00B0000
arc: JA7 N1_V01S0100
arc: JC0 H00L0100
arc: JC4 H02E0601
arc: JC6 V00B0100
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R22C62:CIB_EBR
arc: E3_H06E0103 W3_H06E0003
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R22C63:CIB_EBR
arc: N1_V02N0101 S1_V02N0101

.tile CIB_R22C65:CIB_EBR
arc: S3_V06S0203 E3_H06W0203

.tile CIB_R22C68:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R22C71:CIB_EBR
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R22C74:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R22C77:CIB_EBR
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R22C80:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R22C83:CIB_EBR
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R22C86:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R22C89:CIB_EBR
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R22C92:CIB_EBR
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R22C95:CIB_EBR
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R22C98:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R29C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R30C125:CIB_LR
arc: S1_V02S0101 H06E0103

.tile CIB_R32C125:CIB_LR
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001

.tile CIB_R33C125:CIB_LR
arc: S3_V06S0203 H01E0001

.tile CIB_R34C103:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C109:CIB_DSP
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R34C110:CIB_DSP
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701

.tile CIB_R34C111:CIB_DSP
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401

.tile CIB_R34C112:CIB_DSP
arc: E1_H02E0201 V01N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R34C113:CIB_DSP
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0601

.tile CIB_R34C114:CIB_DSP
arc: N1_V02N0401 V01N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 N1_V02S0101

.tile CIB_R34C115:CIB_DSP
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: W3_H06W0003 N1_V01S0000

.tile CIB_R34C116:CIB_DSP
arc: N1_V02N0501 S1_V02N0501

.tile CIB_R34C118:CIB_DSP
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 S1_V02N0301

.tile CIB_R34C119:CIB_DSP
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601

.tile CIB_R34C120:CIB_DSP
arc: N1_V02N0301 S1_V02N0301

.tile CIB_R34C121:CIB_DSP
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R34C122:CIB_DSP
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0301 V01N0101

.tile CIB_R34C124:CIB_DSP
arc: S3_V06S0303 H06E0303

.tile CIB_R34C17:CIB_DSP
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0103 E3_H06W0103

.tile CIB_R34C18:CIB_DSP
arc: N1_V02N0001 S3_V06N0003

.tile CIB_R34C19:CIB_DSP
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501

.tile CIB_R34C20:CIB_DSP
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103

.tile CIB_R34C21:CIB_DSP
arc: E1_H02E0201 V06N0103
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R34C22:CIB_DSP
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF6
arc: E1_H02E0101 JQ3
arc: E1_H02E0201 JQ0
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 JQ4
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ6
arc: H00R0100 V02N0501
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JB0 E1_H02W0301
arc: JB1 V02N0101
arc: JB2 V02N0301
arc: JB3 S1_V02N0101
arc: JB4 N1_V01S0000
arc: JB5 H02W0301
arc: JCE0 H00R0100
arc: JD0 S1_V02N0001
arc: JD1 E1_H02W0201
arc: JD2 S1_V02N0201
arc: JD3 V02N0001
arc: JD4 H02E0201
arc: JD5 V02N0401
arc: JD6 S1_V02N0601
arc: JD7 V02N0601
arc: JLSR0 V00T0100
arc: JLSR1 V00T0100
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 JQ2
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 JF5
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF1
arc: S3_V06S0203 JF7
arc: S3_V06S0303 JQ5
arc: V00T0100 V02N0501
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JB7MUX 0

.tile CIB_R34C23:CIB_DSP
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 JQ3
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ2
arc: E3_H06E0203 JQ4
arc: H01W0000 JF0
arc: H01W0100 JF1
arc: JLSR1 V00T0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00T0100 V02N0501
arc: W1_H02W0301 V06N0003
arc: W3_H06W0103 E3_H06W0103
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R34C24:CIB_DSP
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: JB2 E1_H02W0101
arc: JB3 W1_H02E0301
arc: JB4 H02W0101
arc: JB5 H00R0000
arc: JB6 V00B0000
arc: JB7 S1_V02N0701
arc: JD2 H02E0001
arc: JD3 S1_V02N0201
arc: JD4 H00R0100
arc: JD5 V02N0601
arc: JD6 S1_V02N0601
arc: JD7 V02N0401
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R34C25:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: JD0 W1_H02E0201
arc: JD1 V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 V02N0101
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0

.tile CIB_R34C26:CIB_DSP
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02N0601
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 N3_V06S0203
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R34C27:CIB_DSP
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V01S0000 N3_V06S0103

.tile CIB_R34C28:CIB_DSP
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R34C29:CIB_DSP
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W3_H06W0103 S3_V06N0103

.tile CIB_R34C30:CIB_DSP
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R34C31:CIB_DSP
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103

.tile CIB_R34C32:CIB_DSP
arc: E1_H02E0101 V02S0101
arc: E3_H06E0003 V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100

.tile CIB_R34C33:CIB_DSP
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R34C34:CIB_DSP
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R34C35:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R34C36:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V06S0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R34C37:CIB_DSP
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V06N0103
arc: W3_H06W0103 E1_H02W0101

.tile CIB_R34C38:CIB_DSP
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R34C39:CIB_DSP
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R34C40:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0701 V06S0203

.tile CIB_R34C41:CIB_DSP
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06N0303

.tile CIB_R34C42:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile CIB_R34C43:CIB_DSP
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0003 V06N0003

.tile CIB_R34C44:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JQ6
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 JQ5
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 V06S0303
arc: H00R0100 W1_H02E0501
arc: H01W0000 JF4
arc: H01W0100 JQ4
arc: JB4 W1_H02E0301
arc: JB5 N1_V02S0701
arc: JB6 V00B0000
arc: JB7 W1_H02E0101
arc: JCE2 H00R0100
arc: JCE3 H00R0100
arc: JD4 W1_H02E0201
arc: JD5 W1_H02E0001
arc: JD6 N1_V02S0401
arc: JD7 H02E0201
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 JQ7
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0701 JF5
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 JF6

.tile CIB_R34C45:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JQ2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 JQ5
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 JQ7
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 JF3
arc: H01W0100 JQ4
arc: JB0 V02N0101
arc: JB1 H02W0101
arc: JB2 H02W0301
arc: JB3 H00R0100
arc: JB4 N1_V02S0701
arc: JB5 H00R0000
arc: JB6 W1_H02E0101
arc: JB7 W1_H02E0301
arc: JD0 N1_V02S0201
arc: JD1 V00B0100
arc: JD2 N1_V02S0001
arc: JD3 V02S0201
arc: JD4 H02E0201
arc: JD5 H02E0001
arc: JD6 V02S0401
arc: JD7 W1_H02E0001
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ6
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 JQ1
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 N1_V02S0301
arc: V01S0000 JQ0
arc: V01S0100 JQ3
arc: W1_H02W0001 JF2
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 JF4
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 JF6
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 JF0
arc: W3_H06W0103 JF1
arc: W3_H06W0303 E3_H06W0303
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C46:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 V02S0501
arc: H01W0000 JF6
arc: H01W0100 JF7
arc: JB0 H02W0301
arc: JB1 N1_V02S0101
arc: JB2 H00R0100
arc: JB3 W1_H02E0301
arc: JB4 H02E0101
arc: JB5 W1_H02E0101
arc: JB6 H02E0301
arc: JB7 N1_V02S0501
arc: JD0 N1_V02S0201
arc: JD1 V02N0001
arc: JD2 N1_V02S0001
arc: JD3 V00B0100
arc: JD4 V02S0401
arc: JD5 H02E0001
arc: JD6 V00B0000
arc: JD7 H02E0201
arc: JLSR0 E1_H02W0501
arc: JLSR1 E1_H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 JF0
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 JF5
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V01S0000 JQ1
arc: V01S0100 JQ0
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF4
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R34C47:CIB_DSP
arc: E1_H01E0101 JF4
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0601
arc: H01W0000 JF7
arc: H01W0100 JF6
arc: JB0 V02N0101
arc: JB1 H02W0101
arc: JB2 H02E0301
arc: JB3 S1_V02N0101
arc: JB4 V00B0100
arc: JB5 V02S0501
arc: JB6 S1_V02N0701
arc: JB7 H01E0101
arc: JD0 H02W0001
arc: JD1 S1_V02N0001
arc: JD2 H00R0000
arc: JD3 S1_V02N0201
arc: JD4 H02E0201
arc: JD5 V02S0601
arc: JD6 E1_H01W0100
arc: JD7 H02W0201
arc: JLSR1 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 JF1
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 JF3
arc: S1_V02S0501 JF5
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0101
arc: V01S0100 JF2
arc: W1_H02W0001 JF0
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C48:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00R0100 V02S0501
arc: H01W0000 JF0
arc: H01W0100 W3_H06E0303
arc: JB0 S1_V02N0101
arc: JB1 H02W0101
arc: JB2 S1_V02N0301
arc: JB3 W1_H02E0101
arc: JB5 H02E0301
arc: JB7 V02N0701
arc: JCE3 H00R0100
arc: JD0 W1_H02E0001
arc: JD1 H02W0201
arc: JD2 S1_V02N0201
arc: JD3 V02N0001
arc: JD4 N1_V02S0401
arc: JD6 S1_V02N0401
arc: JLSR0 V00T0100
arc: JLSR1 V00T0100
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 JF3
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 JF1
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 V02S0501
arc: V01S0100 JF2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V02S0501
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R34C49:CIB_DSP
arc: E1_H01E0101 JF2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: H01W0000 JF4
arc: H01W0100 JF0
arc: JB0 N1_V02S0301
arc: JB1 H02E0301
arc: JB2 H02E0101
arc: JB3 S1_V02N0301
arc: JB4 V02N0701
arc: JB5 W1_H02E0101
arc: JB6 V00T0000
arc: JB7 N1_V02S0501
arc: JCE0 H00R0000
arc: JD0 H02E0001
arc: JD1 H02W0001
arc: JD2 V02N0201
arc: JD3 V00B0100
arc: JD4 H00L0100
arc: JD5 V00B0000
arc: JD6 E1_H01W0100
arc: JD7 H00R0100
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: N1_V01N0101 JF6
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 JF3
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 JF7
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 JF5
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 JF1
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C50:CIB_DSP
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF0
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: H01W0000 JF2
arc: H01W0100 W3_H06E0303
arc: JB0 V00T0000
arc: JB1 S1_V02N0301
arc: JB2 H02E0101
arc: JB3 V02S0301
arc: JB4 E1_H02W0101
arc: JB5 V02N0701
arc: JB6 V02S0701
arc: JD0 H02W0001
arc: JD1 E1_H02W0001
arc: JD2 W1_H02E0201
arc: JD3 H02E0001
arc: JD4 H02W0201
arc: JD5 V00B0000
arc: JD7 N1_V02S0601
arc: JLSR1 W1_H02E0501
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 JF3
arc: S1_V02S0501 JF5
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 JF1
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R34C51:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: JB0 V02N0101
arc: JD1 N1_V01S0000
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E3_H06W0203
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R34C52:CIB_DSP
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 V01N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R34C53:CIB_DSP
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02N0201

.tile CIB_R34C54:CIB_DSP
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 N1_V02S0501

.tile CIB_R34C55:CIB_DSP
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 V01N0101
arc: W1_H02W0501 V06S0303

.tile CIB_R34C56:CIB_DSP
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H06E0003
arc: S3_V06S0303 N1_V02S0601

.tile CIB_R34C57:CIB_DSP
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02E0601
arc: W3_H06W0203 S3_V06N0203

.tile CIB_R34C58:CIB_DSP
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H01W0000

.tile CIB_R34C59:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701

.tile CIB_R34C60:CIB_DSP
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0201 H02W0201
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R34C61:CIB_DSP
arc: N1_V02N0001 W1_H02E0001
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203

.tile CIB_R34C62:CIB_DSP
arc: N1_V02N0101 S1_V02N0101

.tile CIB_R34C63:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R34C65:CIB_DSP
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R34C66:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R34C69:CIB_DSP
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R34C72:CIB_DSP
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R34C78:CIB_DSP
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R34C84:CIB_DSP
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R34C87:CIB_DSP
arc: S1_V02S0201 H06E0103

.tile CIB_R34C89:CIB_DSP
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501

.tile CIB_R34C90:CIB_DSP
arc: N1_V02N0301 V01N0101

.tile CIB_R34C91:CIB_DSP
arc: E3_H06E0303 N1_V01S0100

.tile CIB_R34C92:CIB_DSP
arc: N1_V02N0601 V01N0001
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R34C95:CIB_DSP
arc: S1_V02S0601 S3_V06N0303

.tile CIB_R34C96:CIB_DSP
arc: S1_V02S0601 N1_V02S0601

.tile CIB_R34C97:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R35C125:CIB_LR
arc: S1_V02S0301 H02E0301

.tile CIB_R35C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R36C125:CIB_LR
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203

.tile CIB_R36C1:CIB_LR
arc: S3_V06S0203 H06W0203

.tile CIB_R37C125:CIB_LR
arc: JA3 V02N0501
arc: JB3 N1_V02S0301
arc: JCE1 V02N0201
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00B0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 S1_V02N0201

.tile CIB_R37C1:CIB_LR
arc: E1_H02E0001 S3_V06N0003

.tile CIB_R38C125:CIB_LR
arc: H01W0100 W3_H06E0303
arc: JA0 H02E0501
arc: JA3 H02E0501
arc: JB0 H02E0301
arc: JB3 H02E0301
arc: JCE0 W1_H02E0101
arc: JCE1 H02E0101
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02E0501
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401

.tile CIB_R39C125:CIB_LR
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R40C125:CIB_LR
arc: H00R0000 N1_V02S0401
arc: JA0 N1_V02S0501
arc: JA3 S1_V02N0501
arc: JB0 H02E0101
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: V00B0000 V02S0201
enum: CIB.JB3MUX 0

.tile CIB_R41C125:CIB_LR
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: JA0 H00L0100
arc: JA3 H02E0701
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: V00B0000 V02N0201
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R41C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R42C125:CIB_LR
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R42C1:CIB_LR
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R43C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R43C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R44C125:CIB_LR
arc: JA0 H02E0701
arc: JCE0 H02E0101
arc: JCLK0 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: N1_V02N0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
enum: CIB.JB0MUX 0

.tile CIB_R45C125:CIB_LR
arc: S1_V02S0401 N3_V06S0203

.tile CIB_R45C1:CIB_LR
arc: S3_V06S0303 H06W0303

.tile CIB_R46C101:CIB_EBR
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R46C107:CIB_EBR
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R46C113:CIB_EBR
arc: W3_H06W0003 E3_H06W0003

.tile CIB_R46C116:CIB_EBR
arc: N1_V02N0201 S1_V02N0201

.tile CIB_R46C119:CIB_EBR
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R46C123:CIB_EBR
arc: E1_H02E0301 N3_V06S0003

.tile CIB_R46C124:CIB_EBR
arc: E1_H02E0501 V01N0101
arc: S1_V02S0201 H02W0201
arc: V01S0100 N3_V06S0303

.tile CIB_R46C125:CIB_LR_S
arc: JA0 S1_V02N0501
arc: JA3 H02E0501
arc: JB3 W1_H02E0301
arc: JCE0 N1_V02S0201
arc: JCLK0 G_HPBX0500
arc: JLSR0 V00B0100
arc: V00B0100 N1_V02S0301
arc: W1_H02W0201 V06S0103
arc: W3_H06W0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R46C19:CIB_EBR
arc: N1_V02N0101 E1_H02W0101

.tile CIB_R46C20:CIB_EBR
arc: S1_V02S0501 N1_V02S0501

.tile CIB_R46C21:CIB_EBR
arc: N1_V02N0301 E1_H02W0301
arc: W1_H02W0101 N1_V01S0100

.tile CIB_R46C23:CIB_EBR
arc: W1_H02W0301 V06N0003

.tile CIB_R46C24:CIB_EBR
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 N1_V02S0001

.tile CIB_R46C25:CIB_EBR
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N3_V06S0303

.tile CIB_R46C27:CIB_EBR
arc: E1_H02E0701 V06N0203

.tile CIB_R46C28:CIB_EBR
arc: N1_V02N0701 H02E0701
arc: S3_V06S0303 N1_V01S0100

.tile CIB_R46C29:CIB_EBR
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R46C2:ECLK_L
arc: S1W2_JINCK S1W2_JPADDI

.tile CIB_R46C30:CIB_EBR
arc: E3_H06E0303 V06N0303
arc: N1_V02N0501 V01N0101

.tile CIB_R46C31:CIB_EBR
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06W0203

.tile CIB_R46C32:CIB_EBR
arc: E1_H02E0701 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103

.tile CIB_R46C33:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0000 JQ7
arc: H01W0100 JQ3
arc: JA0 H00R0000
arc: JA1 H00L0100
arc: JA2 H02W0701
arc: JA3 S1_V02N0701
arc: JA5 V02N0101
arc: JA7 V02N0101
arc: JB2 H00L0000
arc: JB3 E1_H02W0101
arc: JB4 V00B0100
arc: JB5 V00B0100
arc: JB6 V00B0100
arc: JB7 V00B0100
arc: JC2 S1_V02N0601
arc: JC3 H00R0100
arc: JC4 V02N0001
arc: JC6 V02N0001
arc: JCLK0 G_HPBX0600
arc: JD2 V02N0201
arc: JD3 E1_H02W0001
arc: JD4 E1_H02W0001
arc: JD5 E1_H02W0001
arc: JD6 E1_H02W0001
arc: JD7 E1_H02W0001
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 JF3
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 JF5
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 JF2
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 JQ5
arc: V00B0100 E1_H02W0701
arc: V01S0000 JQ2
arc: W1_H02W0001 V06N0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 JF4
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C34:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0001
arc: H00R0100 H02E0701
arc: H01W0000 JQ7
arc: H01W0100 JQ4
arc: JA0 V02N0701
arc: JA1 V02N0501
arc: JA4 W1_H02E0701
arc: JA5 V02N0101
arc: JA6 S1_V02N0301
arc: JA7 S1_V02N0101
arc: JB0 V00T0000
arc: JB1 V00T0000
arc: JB2 H00L0000
arc: JB3 H00L0000
arc: JB4 V00B0100
arc: JB5 V00B0100
arc: JB6 V00B0100
arc: JB7 V00B0100
arc: JC0 S1_V02N0401
arc: JC1 H00R0100
arc: JC4 S1_V02N0001
arc: JC5 S1_V02N0201
arc: JC6 E1_H02W0601
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0300
arc: JD0 V00B0100
arc: JD1 H02W0001
arc: JD2 V00B0100
arc: JD3 H02W0001
arc: JD4 H02W0001
arc: JD5 H02W0001
arc: JD6 H02W0001
arc: JD7 H02W0001
arc: N1_V01N0001 JQ6
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JF3
arc: N1_V02N0301 JF1
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 JQ1
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 JQ5
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF5
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V01S0000 JQ2
arc: V01S0100 JF4
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 JQ3
arc: W1_H02W0201 JF0
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 N1_V01S0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R46C35:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF4
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 E1_H02W0601
arc: H01W0000 JQ5
arc: H01W0100 JF2
arc: JB1 V00T0000
arc: JB3 H00R0000
arc: JB4 E1_H02W0301
arc: JB5 V02N0701
arc: JB6 E1_H02W0301
arc: JB7 V00T0000
arc: JD0 E1_H02W0001
arc: JD2 E1_H02W0001
arc: JD4 V02N0601
arc: JD5 E1_H02W0001
arc: JD6 E1_H02W0001
arc: JD7 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 JF5
arc: S3_V06S0003 JF3
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 JQ7
arc: V00T0000 E1_H02W0001
arc: V01S0000 JF7
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 JF0
arc: W1_H02W0401 JQ6
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 JQ4
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 JF6
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R46C36:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF0
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: H01W0000 JF2
arc: H01W0100 JF7
arc: JA0 H00R0000
arc: JA1 V02S0701
arc: JA2 W1_H02E0701
arc: JA3 V02N0701
arc: JA5 H02E0501
arc: JA7 H02E0501
arc: JB0 V00B0000
arc: JB1 V00B0000
arc: JB2 H02W0301
arc: JB3 H02W0301
arc: JB4 H02W0301
arc: JB5 H02W0301
arc: JB6 V00B0000
arc: JB7 V00B0000
arc: JC2 S1_V02N0601
arc: JC3 H02W0401
arc: JC4 H02E0601
arc: JC6 H02E0601
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0001
arc: JD1 H02W0001
arc: JD2 H02W0001
arc: JD3 H02W0001
arc: JD4 V00B0000
arc: JD5 H02W0001
arc: JD6 H02W0001
arc: JD7 H02W0001
arc: N1_V01N0101 JF3
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 JQ6
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 JF5
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 JF1
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0601
arc: V01S0000 JQ7
arc: W1_H02W0101 JQ3
arc: W1_H02W0201 JQ2
arc: W1_H02W0401 JF6
arc: W1_H02W0501 JQ5
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 JQ5
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C37:CIB_EBR
arc: E1_H01E0101 JF1
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0303 N1_V01S0100
arc: H01W0000 JF3
arc: H01W0100 JF2
arc: JA0 S1_V02N0501
arc: JA1 H02W0701
arc: JA2 S1_V02N0701
arc: JA3 H02E0701
arc: JA4 W1_H02E0701
arc: JA5 V02S0101
arc: JB0 V02N0301
arc: JB1 V02N0301
arc: JC0 N1_V02S0601
arc: JC1 H02E0401
arc: JC2 S1_V02N0601
arc: JC3 H02W0601
arc: JC4 V00B0100
arc: JC5 V00T0100
arc: JCLK0 G_HPBX0300
arc: JD0 V02N0001
arc: JD1 V02N0001
arc: JD2 V02N0001
arc: JD3 V02N0001
arc: JD4 V02N0601
arc: JD5 V02N0601
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 JF0
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF5
arc: V00B0100 S1_V02N0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 JQ0
arc: W3_H06W0103 JQ1
arc: W3_H06W0203 JF4
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R46C38:CIB_EBR
arc: E3_H06E0003 N1_V01S0000
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100

.tile CIB_R46C39:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 E3_H06W0303

.tile CIB_R46C40:CIB_EBR
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile CIB_R46C41:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501

.tile CIB_R46C42:CIB_EBR
arc: E1_H02E0401 V02S0401
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06S0103

.tile CIB_R46C43:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0501 S1_V02N0501

.tile CIB_R46C44:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C45:CIB_EBR
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C46:CIB_EBR
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003

.tile CIB_R46C47:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile CIB_R46C48:CIB_EBR
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 S1_V02N0701

.tile CIB_R46C49:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C50:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C51:CIB_EBR
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R46C52:CIB_EBR
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R46C53:CIB_EBR
arc: E3_H06E0003 V06S0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0203 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R46C54:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile CIB_R46C55:CIB_EBR
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C56:CIB_EBR
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0103 W1_H02E0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C57:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C58:CIB_EBR
arc: E1_H02E0101 V02N0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H02W0601

.tile CIB_R46C59:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 N1_V01S0100

.tile CIB_R46C60:CIB_EBR
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 E1_H01W0000

.tile CIB_R46C61:CIB_EBR
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R46C62:CIB_EBR
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C63:CIB_EBR
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R46C67:CIB_EBR
arc: W3_H06W0203 E1_H02W0401

.tile CIB_R46C68:CIB_EBR
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100

.tile CIB_R46C69:CIB_EBR
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02S0301
arc: H01W0000 JF2
arc: H01W0100 JF0
arc: JA1 H02E0701
arc: JA3 V00B0000
arc: JA7 H02E0501
arc: JB1 V02N0301
arc: JB3 H02E0101
arc: JB5 V02S0701
arc: JB7 S1_V02N0701
arc: JC0 H02W0401
arc: JC2 H00L0100
arc: JCLK0 G_HPBX0600
arc: JD0 H02E0201
arc: JD2 V02N0201
arc: JD4 V02N0601
arc: JD6 H02W0201
arc: JLSR1 H02E0301
arc: N3_V06N0003 JF0
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 JF4
arc: W3_H06W0003 JF3
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF7
arc: W3_H06W0303 JF6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R46C70:CIB_EBR
arc: JA1 H02E0501
arc: JA5 H02E0701
arc: JA7 V00T0100
arc: JC0 H02E0401
arc: JC4 W1_H02E0401
arc: JC6 W1_H02E0601
arc: V00T0100 H02E0301
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02N0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C71:CIB_EBR
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R46C95:CIB_EBR
arc: N3_V06N0203 E3_H06W0203

.tile CIB_R47C125:CIB_LR
arc: JA0 H02E0501
arc: JA3 H02E0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0401
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R47C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0303 JF5
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 JQ5

.tile CIB_R48C125:CIB_LR
arc: N1_V02N0501 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R48C1:CIB_LR
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R49C125:CIB_LR
arc: JA0 V02N0701
arc: JA3 N1_V02S0501
arc: JB0 V00T0000
arc: JB3 N1_V02S0301
arc: N3_V06N0303 JF5
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 N1_V02S0401
arc: W3_H06W0303 JQ5

.tile CIB_R49C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0303 JQ5

.tile CIB_R4C1:CIB_PLL0
arc: H00R0000 E1_H02W0601
arc: JA4 V00B0000
arc: JB1 H02W0301
arc: JB4 H00R0000
arc: JC2 E1_H02W0601
arc: JC4 V00T0000
arc: JCLK1 S1_V02N0701
arc: JD2 E1_H02W0201
arc: JD3 E1_H02W0001
arc: JD4 E1_H02W0001
arc: JLSR0 V00B0000
arc: S3_V06S0103 JQ2
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0001
arc: PLLCSOUT_PLLREFCS CLK1_PLLREFCS

.tile CIB_R50C125:CIB_LR
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R50C1:CIB_LR
arc: JA3 V02N0501
arc: JCE1 H02W0101
arc: JCLK1 G_HPBX0400
arc: JD7 S1_V02N0601
arc: JLSR1 V00T0100
arc: V00T0100 N1_V02S0501
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R51C1:CIB_LR
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0701 H06W0203

.tile CIB_R52C1:CIB_LR
arc: H00L0100 E1_H02W0301
arc: JA0 H00L0100
arc: JA3 V02S0701
arc: JD7 V02N0601
arc: N1_V02N0601 H06W0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R53C125:CIB_LR
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S3_V06S0103 H01E0101

.tile CIB_R53C1:CIB_LR
arc: E3_H06E0303 JQ5
arc: H00L0100 E1_H02W0301
arc: JA0 H00L0100
arc: JB0 H02W0101
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 JF5
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R54C125:CIB_LR
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R54C1:CIB_LR
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R55C125:CIB_LR
arc: JA0 V02N0501
arc: JA3 H02E0501
arc: JCE0 N1_V02S0201
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 N1_V02S0101
arc: V01S0100 N3_V06S0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R55C1:CIB_LR
arc: E1_H02E0001 N1_V02S0001
arc: N3_V06N0303 JF5
arc: S1_V02S0701 E1_H02W0701

.tile CIB_R56C125:CIB_LR
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: JA3 H00L0100
arc: JCE1 H00R0000
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00T0000
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 S1_V02N0401
enum: CIB.JB3MUX 0

.tile CIB_R56C1:CIB_LR
arc: JA0 H02W0501
arc: JA3 E1_H02W0501
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00T0000
arc: JLSR1 V00T0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: V00T0000 N1_V02S0601
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R57C1:CIB_LR
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0203 N1_V02S0701

.tile CIB_R58C123:CIB_DSP
arc: E1_H02E0401 N1_V01S0000

.tile CIB_R58C124:CIB_DSP
arc: E1_H02E0701 N1_V02S0701

.tile CIB_R58C125:CIB_LR_S
arc: H00R0000 N1_V02S0401
arc: JA0 H02E0701
arc: JA3 N1_V02S0701
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V02N0401 W1_H02E0401
arc: V00B0000 W1_H02E0401
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R58C1:CIB_LR_S
arc: JA0 N1_V02S0701
arc: JA3 V00T0000
arc: JCE0 V02S0201
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R58C3:CIB_DSP
arc: N1_V01N0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0201 V06S0103

.tile CIB_R58C46:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R58C49:CIB_DSP
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R58C52:CIB_DSP
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R59C125:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R59C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: V01S0100 S3_V06N0303
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R60C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R60C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R61C125:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R62C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R63C1:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R65C125:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R65C1:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R66C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R66C1:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R67C125:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R68C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R69C1:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R6C1:CIB_LR
arc: N1_V02N0701 N1_V01S0100

.tile CIB_R70C3:CIB_EBR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R70C46:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R70C49:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R70C52:CIB_EBR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R71C125:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R71C1:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R72C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R72C1:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R73C125:CIB_LR
arc: S3_V06S0003 H01E0001
arc: W1_H02W0601 N3_V06S0303

.tile CIB_R74C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R75C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R77C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R77C1:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R78C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R78C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R79C125:CIB_LR
arc: S1_V02S0301 N3_V06S0003

.tile CIB_R7C1:CIB_LR
arc: E1_H02E0201 V06S0103

.tile CIB_R80C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103

.tile CIB_R81C125:CIB_LR
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000

.tile CIB_R81C1:CIB_LR
arc: S1_V02S0301 N3_V06S0003

.tile CIB_R82C1:CIB_LR_S
arc: S1_V02S0201 E1_H02W0201

.tile CIB_R82C3:CIB_EBR
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103

.tile CIB_R82C46:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R82C49:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C52:CIB_EBR
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R83C125:CIB_LR
arc: H00L0100 V02N0101
arc: JA0 W1_H02E0501
arc: JA3 H00L0100
arc: JB0 N1_V02S0301
arc: JCE1 W1_H02E0101
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00B0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: W3_H06W0303 JF5
enum: CIB.JB3MUX 0

.tile CIB_R83C1:CIB_LR
arc: H00L0100 N1_V02S0301
arc: JA0 E1_H02W0701
arc: JA3 H00L0100
arc: JCE0 V02S0201
arc: JCE1 V02S0201
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R84C125:CIB_LR
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R84C1:CIB_LR
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R85C125:CIB_LR
arc: JA0 H02E0701
arc: JA3 N1_V02S0701
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: V00B0000 V02S0001
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R85C1:CIB_LR
arc: H00R0000 E1_H02W0401
arc: JA0 N1_V02S0701
arc: JA3 E1_H02W0501
arc: JCE0 E1_H02W0101
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 V02S0001
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R86C125:CIB_LR
arc: JA0 V02N0701
arc: JA3 H02E0701
arc: JCE0 W1_H02E0101
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R86C1:CIB_LR
arc: H00R0000 V02S0401
arc: JA0 H02W0701
arc: JA3 V00T0000
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R87C125:CIB_LR
arc: N1_V02N0701 N3_V06S0203

.tile CIB_R88C125:CIB_LR
arc: JA0 H02E0701
arc: JA3 N1_V02S0701
arc: JB0 V02N0101
arc: JB3 V02N0101
arc: JCE0 N1_V02S0201
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301

.tile CIB_R88C1:CIB_LR
arc: JA0 E1_H02W0501
arc: JCE0 E1_H02W0101
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0100
arc: V00B0100 N1_V02S0301
enum: CIB.JB0MUX 0

.tile CIB_R89C125:CIB_LR
arc: JA0 H02E0501
arc: JA3 V02N0501
arc: JB0 V00T0000
arc: JCE0 W1_H02E0101
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 H02E0501
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
enum: CIB.JB3MUX 0

.tile CIB_R90C125:CIB_LR
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203

.tile CIB_R90C1:CIB_LR
arc: S1_V02S0101 N3_V06S0103

.tile CIB_R91C125:CIB_LR
arc: JA0 V02N0701
arc: JA3 N1_V02S0501
arc: JB0 N1_V02S0101
arc: JB3 N1_V02S0101
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: S1_V02S0301 N1_V02S0201

.tile CIB_R92C125:CIB_LR
arc: JA0 H02E0501
arc: JA3 H02E0501
arc: JB0 V02S0301
arc: JB3 V02S0301
arc: JCE0 W1_H02E0101
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 W1_H02E0301
arc: JLSR1 W1_H02E0301
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R92C1:CIB_LR
arc: S1_V02S0101 N1_V02S0101

.tile CIB_R93C125:CIB_LR
arc: S1_V02S0301 W1_H02E0301

.tile CIB_R94C10:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C125:CIB_LR_S
arc: JA0 N1_V02S0501
arc: JA3 N1_V02S0701
arc: JB0 N1_V02S0301
arc: JCE0 N1_V02S0201
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: V00B0100 V02S0301
enum: CIB.JB3MUX 0

.tile CIB_R94C16:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C1:CIB_LR_S
arc: H00R0100 E1_H02W0501
arc: JA0 H02W0501
arc: JA3 H02W0701
arc: JCE1 H00R0100
arc: JCLK1 G_HPBX0400
arc: JLSR1 V00B0100
arc: V00B0100 N1_V02S0101
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C22:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C28:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C2:CIB_PLL2
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203

.tile CIB_R94C34:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C3:CIB_PLL3
arc: E1_H02E0701 N1_V01S0100
arc: W1_H02W0501 N3_V06S0303
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C40:CIB
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C46:VCIB_DCU0
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
arc: N3_V06N0303 H06E0303
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C4:CIB
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JF6
arc: JA0 H02E0701
arc: JA4 V02S0101
arc: N1_V02N0701 JQ5
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
enum: CIB.JB0MUX 0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 W3_H06E0303
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C114:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C116:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C117:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C119:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C120:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C121:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C122:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C123:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C13:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C14:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C20:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C21:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C60:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C61:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C63:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C64:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C65:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C66:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C67:TMID_0
arc: G_TDCC0CLKI G_JULCPLL0CLKOP
arc: G_TDCC1CLKI G_JULCPLL0CLKOS2
arc: G_TDCC3CLKI G_JULCPLL0CLKOS
arc: G_TDCC4CLKI G_JULCPLL0CLKOS3

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C6:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C70:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C71:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C72:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C74:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C80:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C81:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C9:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R10C126:BANKREF2
enum: BANK.VCCIO 1V8

.tile MIB_R12C126:PICR1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R13C126:PICR2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R14C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.TSREG.REGSET RESET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R15C126:PICR1_DQS0
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE

.tile MIB_R16C126:PICR2_DQS1
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO

.tile MIB_R17C126:PICR0_DQS2
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R18C126:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE

.tile MIB_R19C126:PICR2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO

.tile MIB_R1C10:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C114:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C116:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C117:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C119:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C120:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C121:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R1C122:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C13:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C14:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C20:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C21:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C58:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C59:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C60:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C61:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C63:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C64:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C65:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C66:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C69:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C6:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C70:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C71:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C72:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C74:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C7:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C80:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C81:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C9:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R20C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R21C126:PICR1
enum: PIOC.BASE_TYPE INPUT_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE UP
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE

.tile MIB_R22C113:EBR_SPINE_UR2
arc: G_VPTX0400 G_HPRX0400
arc: G_VPTX0500 G_HPRX0500
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C126:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE INPUT_LVCMOS18

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0300 G_HPRX0300
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C30:EBR_SPINE_UL1
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0300 G_HPRX0300
arc: G_VPTX0400 G_HPRX0400
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C57:EBR_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0100
arc: G_ULPCLK1 G_HPFE1000
arc: G_ULPCLK2 G_HPFE0000
arc: G_ULPCLK3 G_VPFS0300
arc: G_ULPCLK4 G_VPFS0000
arc: G_ULPCLK5 G_VPFS0400
arc: G_ULPCLK6 G_VPFS0100

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0100
arc: G_URPCLK1 G_HPFE1000
arc: G_URPCLK2 G_HPFE0000
arc: G_URPCLK3 G_VPFS0300
arc: G_URPCLK4 G_VPFS0000
arc: G_URPCLK5 G_VPFS0400
arc: G_URPCLK6 G_VPFS0100

.tile MIB_R22C77:EBR_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C95:EBR_SPINE_UR1
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R34C22:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6

.tile MIB_R34C49:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R36C126:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE

.tile MIB_R37C126:PICR2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO

.tile MIB_R38C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.TSREG.REGSET RESET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.TSREG.REGSET RESET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R39C126:PICR1_DQS0
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R40C126:PICR2_DQS1
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R41C126:PICR0_DQS2
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R42C126:PICR1_DQS3
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE

.tile MIB_R44C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R45C126:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R46C126:MIB_CIB_LR_A
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18

.tile MIB_R46C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0
arc: G_LDCC10CLKI G_JPCLKT60
arc: G_LDCC1CLKI G_JLLQPCLKCIB1

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R47C126:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18

.tile MIB_R48C0:PICL1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE

.tile MIB_R48C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE UP
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R49C0:PICL2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R49C126:PICR2
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_CLKINTFB
arc: E1_REFCLK1 E1_JREFCLK1_0

.tile MIB_R50C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R51C0:PICL1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R52C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R53C0:PICL0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R54C0:PICL1_DQS3
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP

.tile MIB_R54C126:PICR1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE

.tile MIB_R55C0:PICL2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R55C126:PICR2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO

.tile MIB_R56C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R56C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R57C0:PICL1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R57C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R58C0:MIB_CIB_LR
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG

.tile MIB_R58C126:MIB_CIB_LR_A
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R70C113:EBR_SPINE_LR2
arc: G_VPTX0500 G_HPRX0500
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R70C12:EBR_SPINE_LL2
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0300 G_HPRX0300
arc: G_VPTX0400 G_HPRX0400
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R70C30:EBR_SPINE_LL1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0300 G_HPRX0300
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R70C57:EBR_SPINE_LL0
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0100
arc: G_LLPCLK1 G_HPFE1000
arc: G_LLPCLK2 G_HPFE0000
arc: G_LLPCLK3 G_VPFS0300
arc: G_LLPCLK4 G_VPFS0000
arc: G_LLPCLK5 G_VPFS0400
arc: G_LLPCLK6 G_VPFS0100

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0100
arc: G_LRPCLK1 G_HPFE1000
arc: G_LRPCLK2 G_HPFE0000
arc: G_LRPCLK3 G_VPFS0300
arc: G_LRPCLK4 G_VPFS0000
arc: G_LRPCLK5 G_VPFS0400
arc: G_LRPCLK6 G_VPFS0100

.tile MIB_R83C0:PICL0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R83C126:PICR0
arc: JDIA JPADDIA_PIO
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18

.tile MIB_R84C0:PICL1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R84C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP

.tile MIB_R85C0:PICL2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG

.tile MIB_R85C126:PICR2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R86C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R86C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R87C0:PICL1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE

.tile MIB_R87C126:PICR1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE UP

.tile MIB_R88C0:PICL2_DQS1
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R88C126:PICR2_DQS1
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO

.tile MIB_R89C0:PICL0_DQS2
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R89C126:PICR0_DQS2
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.TSREG.REGSET RESET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R90C0:PICL1_DQS3
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE

.tile MIB_R90C126:PICR1_DQS3
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE

.tile MIB_R91C0:PICL2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R91C126:PICR2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO

.tile MIB_R92C0:PICL0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R92C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.TSREG.REGSET RESET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.TSREG.REGSET RESET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R93C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R93C126:PICR1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R94C0:MIB_CIB_LR
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG

.tile MIB_R94C126:MIB_CIB_LR_A
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C125:BANKREF3
enum: BANK.VCCIO 1V8

.tile MIB_R95C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
enum: JTAG.ER1 ENABLED
enum: JTAG.ER2 ENABLED
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R95C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C116:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R11C46:PLC2
arc: E1_H02E0701 V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R11C47:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R11C49:PLC2
arc: N1_V02N0501 H06W0303

.tile R11C50:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R11C51:PLC2
arc: N1_V02N0201 E1_H01W0000

.tile R11C52:PLC2
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: N3_V06N0303 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R11C53:PLC2
arc: N1_V02N0401 H01E0001
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R12C116:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R12C119:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R12C121:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R12C124:PLC2
arc: S1_V02S0701 S3_V06N0203

.tile R12C46:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R12C49:PLC2
arc: N1_V02N0101 H06E0103
arc: N3_V06N0103 H06E0103

.tile R12C52:PLC2
arc: N1_V02N0101 W3_H06E0103

.tile R12C53:PLC2
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R12C55:PLC2
arc: N1_V02N0101 S3_V06N0103

.tile R13C124:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02S0701

.tile R13C2:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R13C46:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R13C47:PLC2
arc: N1_V02N0101 S1_V02N0101

.tile R13C52:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R13C53:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R13C59:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R14C105:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R14C111:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R14C116:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R14C117:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N3_V06N0103 S3_V06N0103

.tile R14C120:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R14C122:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003

.tile R14C123:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R14C124:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0701 S3_V06N0203
arc: N1_V01N0101 S3_V06N0203

.tile R14C12:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R14C3:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R14C45:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003

.tile R14C46:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0501
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M2 V00B0000
arc: M5 E1_H02W0001
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C47:PLC2
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303

.tile R14C48:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101

.tile R14C49:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R14C50:PLC2
arc: N3_V06N0103 H06W0103

.tile R14C51:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R14C52:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R14C53:PLC2
arc: H00L0000 V02N0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0200
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 V01S0100
arc: M3 H02W0201
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q3
arc: W3_H06W0103 Q1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C54:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203

.tile R14C55:PLC2
arc: V01S0000 S3_V06N0103

.tile R14C57:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R14C63:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R14C69:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R14C75:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R14C81:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R14C87:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R14C93:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R14C99:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R15C114:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R15C123:PLC2
arc: V01S0100 S3_V06N0303

.tile R15C124:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201

.tile R15C3:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R15C46:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: E1_H02E0101 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C47:PLC2
arc: N1_V02N0101 H02E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V01S0000

.tile R15C48:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 S1_V02N0601

.tile R15C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R15C50:PLC2
arc: N3_V06N0303 H06W0303

.tile R15C52:PLC2
arc: E1_H02E0401 V02N0401
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000

.tile R15C53:PLC2
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 H02W0201
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0200
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: W3_H06W0303 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C54:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V02N0501

.tile R15C55:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V02N0601

.tile R15C7:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R16C116:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R16C119:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R16C122:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R16C123:PLC2
arc: E1_H02E0301 N1_V01S0100

.tile R16C46:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203

.tile R16C47:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303

.tile R16C48:PLC2
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003

.tile R16C49:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R16C52:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103

.tile R16C53:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R16C54:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303

.tile R16C55:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203

.tile R17C115:PLC2
arc: E1_H02E0601 S1_V02N0601

.tile R17C116:PLC2
arc: N3_V06N0303 S3_V06N0303
arc: CLK0 G_HPBX0500
arc: E3_H06E0103 Q2
arc: M2 H02E0601
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C122:PLC2
arc: E1_H02E0101 W3_H06E0103

.tile R17C124:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 W1_H02E0101
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103

.tile R17C46:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R17C47:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R17C48:PLC2
arc: N1_V02N0601 N1_V01S0000

.tile R17C53:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R18C116:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R18C119:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R18C121:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R18C124:PLC2
arc: E1_H02E0701 V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: V01S0100 S3_V06N0303

.tile R18C46:PLC2
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R18C53:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R18C54:PLC2
arc: S1_V02S0501 N1_V02S0501

.tile R18C55:PLC2
arc: N3_V06N0103 S1_V02N0101

.tile R19C115:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R19C124:PLC2
arc: E1_H02E0501 N1_V01S0100

.tile R19C2:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R19C45:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: S1_V02S0401 H06W0203

.tile R19C46:PLC2
arc: H00R0100 E1_H02W0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02W0401
arc: B1 H02E0101
arc: C1 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C47:PLC2
arc: S1_V02S0701 H02W0701
arc: W1_H02W0401 N1_V02S0401

.tile R19C48:PLC2
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203

.tile R19C52:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0601 E1_H02W0601

.tile R19C53:PLC2
arc: H00R0000 V02N0401
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: B0 H02W0101
arc: B1 H02W0101
arc: C0 V02N0401
arc: C1 V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H00R0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C54:PLC2
arc: H00R0100 V02S0501
arc: S1_V02S0101 V01N0101
arc: W1_H02W0101 S1_V02N0101
arc: A4 S1_V02N0101
arc: C4 V01N0101
arc: D4 H00R0100
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: S1_V02S0401 F4
arc: S3_V06S0203 F4
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1111101011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R19C55:PLC2
arc: W1_H02W0101 H01E0101

.tile R19C59:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R20C105:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C111:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R20C116:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R20C117:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103

.tile R20C120:PLC2
arc: N3_V06N0203 H06E0203

.tile R20C122:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: V01S0100 S3_V06N0303

.tile R20C123:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 W3_H06E0203

.tile R20C124:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: N3_V06N0203 S3_V06N0103

.tile R20C12:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R20C19:PLC2
arc: S1_V02S0501 S3_V06N0303

.tile R20C25:PLC2
arc: S1_V02S0701 S3_V06N0203

.tile R20C3:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R20C45:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H06W0103

.tile R20C46:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 H02E0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 V01N0001
arc: V00B0000 V02N0201
arc: A5 V00T0000
arc: B0 E1_H02W0101
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C1 H02W0401
arc: C2 H00L0100
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V00T0100
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D4 H01W0000
arc: D6 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1010000010100000
word: SLICED.K1.INIT 1100000011000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R20C47:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303

.tile R20C48:PLC2
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 N3_V06S0103

.tile R20C49:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R20C51:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0001 S3_V06N0003

.tile R20C52:PLC2
arc: H00R0000 V02S0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 E1_H02W0401
arc: V00B0100 H02W0701
arc: B0 E1_H02W0101
arc: C0 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C53:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0701 V06S0203
arc: B0 S1_V02N0301
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B3 H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D3 H00R0000
arc: D6 V00B0000
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C54:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02E0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N3_V06S0203
arc: B0 V02S0101
arc: B1 V02S0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C55:PLC2
arc: N1_V02N0101 S1_V02N0101
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601

.tile R20C56:PLC2
arc: W1_H02W0701 S1_V02N0701

.tile R20C57:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R20C63:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R20C69:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C75:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C81:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R20C87:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R20C93:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C99:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C114:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R21C115:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R21C122:PLC2
arc: E3_H06E0103 N1_V01S0100

.tile R21C123:PLC2
arc: E1_H02E0501 V06N0303
arc: N1_V01N0101 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203

.tile R21C124:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R21C17:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R21C18:PLC2
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203

.tile R21C19:PLC2
arc: V01S0000 S3_V06N0103

.tile R21C20:PLC2
arc: S1_V02S0501 S3_V06N0303

.tile R21C21:PLC2
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303

.tile R21C22:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303

.tile R21C24:PLC2
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303

.tile R21C25:PLC2
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: V01S0100 S3_V06N0303

.tile R21C27:PLC2
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: W3_H06W0203 S3_V06N0203

.tile R21C28:PLC2
arc: S1_V02S0701 W3_H06E0203

.tile R21C35:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: V01S0100 S3_V06N0303

.tile R21C36:PLC2
arc: V01S0100 S3_V06N0303

.tile R21C37:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R21C38:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R21C39:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R21C3:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R21C40:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R21C41:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R21C44:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003

.tile R21C45:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 N1_V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 E3_H06W0103
arc: S1_V02S0101 E3_H06W0103
arc: B0 V02S0101
arc: B2 V02S0101
arc: C0 V02N0401
arc: C2 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 H02E0201
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C46:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: V00T0000 H02E0001
arc: A7 H00L0000
arc: B0 H02W0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H01W0100
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 H01E0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0401 F4
arc: V00T0100 Q1
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R21C47:PLC2
arc: H00R0100 N1_V02S0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: A1 V01N0101
arc: A2 V02N0701
arc: A5 N1_V01N0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: C0 E1_H02W0401
arc: C3 H00L0000
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R21C48:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V01N0001

.tile R21C49:PLC2
arc: S1_V02S0401 H06E0203
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 E3_H06W0003

.tile R21C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R21C50:PLC2
arc: S1_V02S0201 W3_H06E0103

.tile R21C51:PLC2
arc: V00T0100 S1_V02N0701
arc: B1 Q1
arc: C1 V02N0401
arc: CLK0 G_HPBX0600
arc: D1 V02S0001
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C52:PLC2
arc: H00R0000 N1_V02S0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H02W0201
arc: V00T0100 S1_V02N0701
arc: W3_H06W0303 E1_H01W0100
arc: B0 H02E0301
arc: B1 E1_H02W0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C3 N1_V01S0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H01E0101
arc: D3 H02W0201
arc: E1_H01E0001 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C53:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02S0201
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: A7 N1_V02S0101
arc: B1 V02S0301
arc: B6 N1_V01S0000
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0601 F6
arc: V01S0100 Q0
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R21C54:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06E0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: A0 V02S0701
arc: A1 V01N0101
arc: B2 H00L0000
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F4
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0501 F5
arc: V00T0100 Q1
arc: V01S0000 F7
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R21C55:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V01N0001
arc: B0 E1_H02W0101
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C56:PLC2
arc: S1_V02S0001 H06E0003
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000

.tile R21C57:PLC2
arc: H01W0000 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103

.tile R21C59:PLC2
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R21C60:PLC2
arc: A0 S1_V02N0501
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: V00B0000 Q6
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C61:PLC2
arc: W1_H02W0101 E1_H02W0101
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: V00T0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C63:PLC2
arc: W1_H02W0101 V02N0101

.tile R21C7:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R23C104:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R23C110:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R23C116:PLC2
arc: N3_V06N0303 W3_H06E0303

.tile R23C124:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R23C17:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: N1_V01N0101 S3_V06N0203

.tile R23C18:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S3_V06N0303

.tile R23C19:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: N1_V02N0601 H02W0601
arc: S3_V06S0003 N1_V01S0000

.tile R23C20:PLC2
arc: N1_V02N0001 H02E0001
arc: W1_H02W0601 S1_V02N0601

.tile R23C21:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601

.tile R23C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: A3 H02W0501
arc: A4 V02S0301
arc: A6 H02W0501
arc: C3 N1_V01S0100
arc: C4 H02W0601
arc: C6 V02S0201
arc: D3 V02S0001
arc: D4 V02S0401
arc: D6 V02S0601
arc: E1_H01E0001 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
word: SLICED.K0.INIT 1111101001010000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R23C23:PLC2
arc: E3_H06E0003 H01E0001
arc: N1_V02N0001 H02E0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303

.tile R23C24:PLC2
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: V01S0100 S3_V06N0303

.tile R23C25:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 V06N0203

.tile R23C26:PLC2
arc: E1_H02E0401 V06N0203
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 H02W0601
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: A1 V02N0701
arc: A2 V02N0501
arc: B1 V02S0301
arc: B4 V02N0501
arc: B5 V02S0701
arc: C2 V02S0601
arc: C4 W1_H02E0601
arc: C5 V00T0100
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D4 V02S0401
arc: D5 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: N1_V01N0101 F5
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1101110110001000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R23C27:PLC2
arc: E3_H06E0103 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: W1_H02W0601 S3_V06N0303

.tile R23C28:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203

.tile R23C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H02E0501

.tile R23C30:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H01E0001

.tile R23C34:PLC2
arc: N1_V01N0001 S3_V06N0003

.tile R23C35:PLC2
arc: N1_V02N0601 S1_V02N0601

.tile R23C36:PLC2
arc: N1_V02N0201 S1_V02N0201

.tile R23C37:PLC2
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301

.tile R23C38:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301

.tile R23C39:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0601 S3_V06N0303

.tile R23C40:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303

.tile R23C44:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R23C45:PLC2
arc: E1_H02E0101 N1_V02S0101

.tile R23C46:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 H02W0401
arc: C1 N1_V01S0100
arc: C3 H00L0100
arc: C5 N1_V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D3 N1_V02S0201
arc: D5 H01W0000
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R23C47:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303

.tile R23C48:PLC2
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0201 V06S0103

.tile R23C49:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 H02W0701

.tile R23C50:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: W1_H02W0701 V06N0203

.tile R23C51:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 E1_H02W0701

.tile R23C52:PLC2
arc: E1_H02E0401 V02S0401
arc: N1_V02N0701 H02W0701
arc: S1_V02S0601 S3_V06N0303

.tile R23C53:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: H00L0100 H02W0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0701 N3_V06S0203
arc: A1 H00L0100
arc: A2 H00L0100
arc: B0 H02W0101
arc: B1 V02N0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C6 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D3 N1_V02S0201
arc: D4 V02N0401
arc: D6 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F4
arc: V00T0000 Q2
arc: V01S0000 Q1
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111001000000010
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R23C54:PLC2
arc: H00R0000 S1_V02N0401
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 H02E0401
arc: W1_H02W0101 N1_V02S0101
arc: A2 H02E0501
arc: B0 N1_V02S0101
arc: B2 N1_V02S0101
arc: C0 V02S0401
arc: C1 V02N0601
arc: C2 V02S0401
arc: C5 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 V02N0201
arc: D5 H02E0201
arc: E1_H01E0001 F5
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0201 Q0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1010110010100000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R23C55:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303

.tile R23C56:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R23C57:PLC2
arc: W1_H02W0001 V06N0003
arc: C6 V02N0201
arc: D6 V01N0001
arc: E1_H02E0401 F6
arc: F6 F6_SLICE
arc: V01S0100 F6
word: SLICED.K0.INIT 1111000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R23C58:PLC2
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303

.tile R23C59:PLC2
arc: E1_H02E0501 W1_H02E0401

.tile R23C60:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0501 S1_V02N0401
arc: V00B0100 V02S0301
arc: CLK0 G_HPBX0600
arc: LSR0 H02E0501
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C62:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R23C68:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R23C74:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C80:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C86:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C92:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R23C98:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R24C116:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R24C119:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R24C121:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R24C123:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R24C124:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R24C16:PLC2
arc: E3_H06E0303 S3_V06N0303

.tile R24C17:PLC2
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501

.tile R24C18:PLC2
arc: E1_H02E0401 V06N0203
arc: E3_H06E0103 V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701

.tile R24C19:PLC2
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 N1_V02S0101

.tile R24C20:PLC2
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0101 S3_V06N0103

.tile R24C21:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: W1_H02W0301 V06N0003

.tile R24C22:PLC2
arc: E1_H02E0101 V06N0103
arc: E3_H06E0103 V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103

.tile R24C23:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601

.tile R24C24:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 V06N0303
arc: N1_V02N0401 S1_V02N0101

.tile R24C25:PLC2
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 V06N0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 S1_V02N0601

.tile R24C26:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0601 S3_V06N0303
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100

.tile R24C27:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303

.tile R24C28:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203

.tile R24C35:PLC2
arc: E1_H02E0501 V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 N1_V02S0001

.tile R24C36:PLC2
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701

.tile R24C37:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: S3_V06S0003 N1_V02S0301

.tile R24C38:PLC2
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301

.tile R24C39:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 N1_V02S0201
arc: W1_H02W0001 S3_V06N0003

.tile R24C40:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203

.tile R24C41:PLC2
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0001 S3_V06N0003

.tile R24C43:PLC2
arc: S1_V02S0401 E3_H06W0203

.tile R24C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0301 S1_V02N0301

.tile R24C46:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: S1_V02S0001 H06W0003

.tile R24C47:PLC2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401

.tile R24C48:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203

.tile R24C49:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H02E0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R24C50:PLC2
arc: N1_V02N0301 H02W0301

.tile R24C51:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: W1_H02W0301 V02N0301

.tile R24C52:PLC2
arc: S1_V02S0201 S3_V06N0103

.tile R24C53:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000

.tile R24C54:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 S3_V06N0103

.tile R24C55:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: V00B0000 W1_H02E0401
arc: A2 V00T0000
arc: A3 V02S0501
arc: B2 V02S0301
arc: B3 H00L0000
arc: C0 H00L0000
arc: C2 H02E0601
arc: C3 H02E0401
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02E0201
arc: D3 W1_H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000100000101
word: SLICEB.K0.INIT 0000000100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R24C56:PLC2
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0201 S1_V02N0201
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R24C57:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: B0 V01N0001
arc: B1 V01N0001
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: V01S0000 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C58:PLC2
arc: W1_H02W0501 V01N0101

.tile R24C60:PLC2
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06W0203
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C61:PLC2
arc: V00B0000 S1_V02N0201
arc: A0 V01N0101
arc: A1 V01N0101
arc: B1 V01N0001
arc: C1 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111111011111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C62:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02W0401
arc: V00T0100 V02N0501
arc: C4 Q4
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0601 Q4
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C63:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000

.tile R24C64:PLC2
arc: B0 V01N0001
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C17:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0303 V06S0303
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: V00T0100 S1_V02N0501
arc: A4 V02S0301
arc: A5 V02N0301
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0301
arc: C0 H02W0401
arc: C1 S1_V02N0401
arc: C2 V02S0401
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: S3_V06S0203 F4
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R25C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 H01E0101
arc: N1_V02N0001 V01N0001
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0101
arc: W1_H02W0401 V06S0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A3 V02N0701
arc: B1 H01W0100
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: C0 V02N0401
arc: C2 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: E1_H01E0101 Q7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M7 E1_H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C19:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: S1_V02S0001 H02E0001
arc: V00B0100 W1_H02E0501
arc: V01S0000 S3_V06N0103
arc: A3 E1_H02W0701
arc: A5 E1_H02W0701
arc: B2 S1_V02N0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 E1_H02W0101
arc: C2 H02E0401
arc: C4 H02E0401
arc: D2 W1_H02E0201
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 H02E0201
arc: E1_H02E0601 F4
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M2 V00B0100
arc: M4 V00B0100
arc: S1_V02S0201 F2
word: SLICEB.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R25C20:PLC2
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: V00B0100 H02E0501
arc: W1_H02W0201 V01N0001
arc: A3 H02W0701
arc: B2 H02W0101
arc: B3 H02W0101
arc: C2 W1_H02E0401
arc: D2 E1_H02W0201
arc: D3 W1_H02E0201
arc: E1_H01E0001 F2
arc: F2 F5B_SLICE
arc: M2 V00B0100
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100110010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R25C21:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0701 V02N0701
arc: A1 V02N0701
arc: A3 V02N0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: C0 W1_H02E0401
arc: C2 V02N0401
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 V02N0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: S1_V02S0001 F2
arc: V01S0100 F0
word: SLICEA.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100110010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R25C22:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0201 V06S0103

.tile R25C23:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R25C24:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: W1_H02W0701 S3_V06N0203

.tile R25C25:PLC2
arc: N1_V02N0001 H06E0003
arc: N3_V06N0003 S3_V06N0303

.tile R25C26:PLC2
arc: N1_V02N0201 S3_V06N0103

.tile R25C27:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103

.tile R25C28:PLC2
arc: N1_V02N0001 W3_H06E0003

.tile R25C2:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R25C33:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103

.tile R25C34:PLC2
arc: E3_H06E0103 S3_V06N0103

.tile R25C35:PLC2
arc: N1_V02N0601 H06W0303

.tile R25C36:PLC2
arc: N1_V02N0201 S1_V02N0701

.tile R25C37:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0101 E1_H02W0101

.tile R25C38:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06W0103
arc: W3_H06W0303 E1_H01W0100

.tile R25C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02S0001
arc: H00R0000 N1_V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S3_V06N0003
arc: A3 E1_H01E0001
arc: B2 H00R0000
arc: B6 V02S0701
arc: B7 V02S0701
arc: C2 H00L0000
arc: C3 N1_V02S0601
arc: C6 S1_V02N0001
arc: C7 V02S0001
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D6 H02W0201
arc: D7 H02W0201
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F2
arc: M2 H02E0601
arc: M6 H02E0401
arc: N1_V01N0001 F6
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R25C40:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0201 H01E0001

.tile R25C41:PLC2
arc: E3_H06E0103 V06N0103
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: C1 W1_H02E0401
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: M0 V00T0100
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R25C44:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: S1_V02S0301 H06W0003
arc: S3_V06S0103 H06E0103

.tile R25C45:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R25C46:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0701 E1_H02W0701

.tile R25C47:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0001 H06W0003
arc: W3_H06W0003 E3_H06W0303

.tile R25C48:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0701 N3_V06S0203

.tile R25C49:PLC2
arc: H00L0100 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02S0201
arc: A2 V00B0000
arc: A5 Q5
arc: A6 S1_V02N0301
arc: B0 H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C50:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0501 W1_H02E0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 S3_V06N0003
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C51:PLC2
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203

.tile R25C52:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: W3_H06W0103 S3_V06N0103

.tile R25C53:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02E0601
arc: V01S0000 S3_V06N0103
arc: W3_H06W0303 E3_H06W0203

.tile R25C54:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 S3_V06N0003
arc: W1_H02W0001 S3_V06N0003

.tile R25C55:PLC2
arc: N1_V02N0001 H06W0003

.tile R25C56:PLC2
arc: E1_H02E0601 V02S0601
arc: N3_V06N0203 H06W0203
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0201
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C57:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 H02E0601
arc: N1_V02N0001 S1_V02N0001
arc: S1_V02S0601 N1_V01S0000
arc: V00T0000 H02W0201
arc: A0 H00L0000
arc: B1 Q1
arc: B2 H01W0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C58:PLC2
arc: W3_H06W0003 E1_H01W0000
arc: A0 E1_H02W0501
arc: B0 H01W0100
arc: B1 V00T0000
arc: C0 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C59:PLC2
arc: H00L0000 E1_H02W0001
arc: A4 E1_H01W0000
arc: C0 H00L0000
arc: C4 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D4 V00B0000
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: LSR0 H02W0301
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 F4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000000000101
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C60:PLC2
arc: E1_H02E0401 V02S0401
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0401
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: A5 V02N0101
arc: C5 V02S0001
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02S0001
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0100 F1
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1010101010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R25C61:PLC2
arc: A1 H00L0000
arc: A2 V00T0000
arc: B2 H00L0000
arc: C0 N1_V01S0100
arc: C1 H02E0401
arc: C2 H02E0401
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D4 H01W0000
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0601 F4
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011101010
word: SLICEA.K1.INIT 0000101000000000
word: SLICEC.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R25C62:PLC2
arc: E1_H02E0501 H01E0101
arc: H00R0000 V02S0601
arc: N1_V02N0501 H01E0101
arc: V00B0000 H02E0401
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 S1_V02N0301
arc: B2 H00R0000
arc: B3 Q3
arc: B4 V01S0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C63:PLC2
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C64:PLC2
arc: V00B0000 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: B0 V00T0000
arc: B1 V00B0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C116:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R26C122:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R26C124:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R26C12:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R26C17:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: A0 N1_V02S0701
arc: A2 H02W0701
arc: A4 H02W0501
arc: B1 E1_H01W0100
arc: B3 E1_H01W0100
arc: B5 H02W0101
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: C2 E1_H01W0000
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V02N0001
arc: D0 V02N0201
arc: D1 H02W0201
arc: D2 V02N0001
arc: D3 H02W0201
arc: D4 V02N0401
arc: D5 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R26C18:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02N0201
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A6 H02E0501
arc: A7 H02E0501
arc: B1 Q1
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 N1_V02S0601
arc: C1 H00L0100
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 V00T0000
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: N1_V02N0701 Q7
arc: V01S0000 F6
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111000010001000
word: SLICED.K1.INIT 1111000011011101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C19:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: H00R0100 H02E0701
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H02E0701
arc: V00B0100 W1_H02E0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: A1 H02E0701
arc: A4 V02N0101
arc: A5 V02N0101
arc: B0 V02N0101
arc: B1 H02E0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 H02E0401
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 V02S0001
arc: D3 V00T0100
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00B0100
arc: S3_V06S0103 F2
arc: V01S0000 F4
word: SLICEA.K1.INIT 1110111000100010
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R26C20:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0501
arc: A0 V02N0701
arc: B0 W1_H02E0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02E0101
arc: B5 H02W0101
arc: C0 V02S0601
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: S1_V02S0001 F2
arc: V01S0000 F4
word: SLICEA.K0.INIT 1011100010111000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R26C21:PLC2
arc: E1_H02E0401 H01E0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 H01E0101
arc: A0 H00L0100
arc: A1 V02N0501
arc: A3 V01N0101
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B3 H02W0101
arc: C0 H00L0000
arc: C1 H02E0601
arc: C3 V02S0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 S1_V02N0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0201
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICED.K1.INIT 1010111110100000
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1111001110101010
word: SLICEB.K1.INIT 1111001110101010
word: SLICEA.K1.INIT 1111001110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C22:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 E1_H02W0001
arc: N1_V02N0301 H06W0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 H01E0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: A0 H00L0000
arc: A2 S1_V02N0701
arc: A4 N1_V02S0301
arc: B0 N1_V02S0301
arc: B2 E1_H01W0100
arc: B4 S1_V02N0701
arc: C0 H02E0401
arc: C2 H02E0601
arc: C4 V00T0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V00B0100
arc: D4 W1_H02E0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
word: SLICEB.K0.INIT 1110010011101110
word: SLICEC.K0.INIT 1111110001110100
word: SLICEA.K0.INIT 1010101011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R26C23:PLC2
arc: E3_H06E0003 W1_H02E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M2 W1_H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: V01S0100 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C24:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 H02W0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 S1_V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D6 H01W0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F3
arc: V01S0000 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0100000100000000
word: SLICEA.K1.INIT 1000001000000000
word: SLICEB.K0.INIT 0000000001000001
word: SLICEB.K1.INIT 0000000010000010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R26C25:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 S3_V06N0003
arc: A1 V02N0501
arc: B1 V02N0301
arc: C1 H02W0401
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D4 V02N0401
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: LSR0 E1_H02W0501
arc: M0 H02W0601
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0001 F0
arc: V01S0000 Q7
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C26:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile R26C27:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: B1 Q1
arc: C1 F4
arc: C4 V02N0201
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D4 S1_V02N0601
arc: E1_H02E0101 Q1
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000111111001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C28:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: W1_H02W0201 S1_V02N0201
arc: A0 H00L0100
arc: A2 H00L0100
arc: A6 V00T0100
arc: B0 V02N0301
arc: B1 H02E0101
arc: B2 V02N0301
arc: B6 V00B0000
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 V02N0601
arc: C6 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D6 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000101100001010
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1111110111111100
word: SLICED.K0.INIT 0000000011101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C29:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R26C30:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 H01E0001
arc: H01W0000 E3_H06W0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06E0003
arc: V01S0000 S3_V06N0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 V02N0101
arc: B1 H02W0301
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1010000011101100
word: SLICEA.K1.INIT 1011001110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C31:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00T0100
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H02W0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: S1_V02S0001 F0
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C32:PLC2
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 H02E0701
arc: B0 E1_H02W0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V00B0100
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 H02W0401
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: S1_V02S0201 F0
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R26C33:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: V01S0000 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V00T0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C35:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 V02N0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 H01E0101
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C36:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: V00T0000 V02N0401
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 H02W0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 S1_V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 E1_H01W0100
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C37:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S1_V02N0701
arc: A1 H02E0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: B0 E1_H02W0101
arc: B3 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: D0 H00R0000
arc: D1 V02N0001
arc: D2 V02N0001
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: N1_V02N0001 F0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1010110010101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1

.tile R26C38:PLC2
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: S3_V06S0003 H06W0003
arc: V00B0100 V02S0101
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A1 V02S0701
arc: A2 W1_H02E0501
arc: A3 S1_V02N0701
arc: B7 V01S0000
arc: C0 S1_V02N0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C7 V02S0201
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D7 H02W0201
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00B0100
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111101000001010
word: SLICED.K1.INIT 0011000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R26C39:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02S0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: A0 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: B1 V02N0101
arc: B5 V02N0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0201
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 S1_V02N0401
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00B0100
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1011101110001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R26C3:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R26C40:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V00T0000 S1_V02N0401
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00T0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 S1_V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02W0001
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C41:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: H00L0100 W1_H02E0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 V00T0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: F0 F0_SLICE
arc: H01W0100 F0
arc: LSR1 V00B0000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C42:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: H01W0000 E3_H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 H02W0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C43:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00T0100
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 S1_V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C44:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: V00T0100 H02W0301
arc: B1 V00B0000
arc: C1 H02E0401
arc: CE0 S1_V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0103 Q1
arc: V00B0000 Q6
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R26C45:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: B0 V01N0001
arc: B6 V00B0000
arc: C0 N1_V01N0001
arc: C6 V02N0001
arc: CE0 S1_V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D6 H02W0001
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0201 Q0
arc: V00B0000 Q6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0011111100000000
word: SLICEA.K0.INIT 1100000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R26C46:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 W3_H06E0303

.tile R26C47:PLC2
arc: S1_V02S0201 H02W0201
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: A0 H02W0701
arc: A4 E1_H01W0000
arc: A6 V02N0301
arc: B0 E1_H01W0100
arc: B4 E1_H02W0101
arc: B6 V00T0000
arc: C0 H02E0601
arc: C4 V01N0101
arc: C6 F4
arc: D0 V02N0201
arc: D4 V00B0000
arc: D6 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
word: SLICEA.K0.INIT 0011000000010000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1011101110001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C48:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00T0000 N1_V02S0401
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 S1_V02N0701
arc: A4 N1_V01N0101
arc: A5 Q5
arc: B0 V02N0101
arc: B2 S1_V02N0101
arc: B4 V02S0501
arc: C0 H00L0000
arc: C2 H00L0000
arc: C4 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02W0001
arc: D4 F2
arc: D5 W1_H02E0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q7
arc: H01W0100 F4
arc: M0 V00B0100
arc: M2 V00T0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: V00B0100 F5
arc: V01S0000 F0
arc: V01S0100 Q7
word: SLICEB.K0.INIT 0000111100110011
word: SLICEC.K0.INIT 0001001100010000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C49:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 S3_V06N0203
arc: A1 H00L0100
arc: A2 H02W0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 E1_H01W0000
arc: B1 V01N0001
arc: B2 V02N0101
arc: B3 H01W0100
arc: B5 V00B0100
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 F0
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 H02W0001
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M1 H00R0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00B0100 Q5
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000101010101010
word: SLICEB.K0.INIT 0100110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C50:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H01E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: A0 E1_H02W0701
arc: A2 E1_H01E0001
arc: A4 N1_V01N0101
arc: A5 V00T0000
arc: B0 H02E0101
arc: B2 H00L0000
arc: B3 H02E0301
arc: B4 V02S0501
arc: B5 V00B0100
arc: C0 F4
arc: C2 W1_H02E0401
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: C5 V02N0001
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 H01E0101
arc: D3 H02W0001
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: M0 H02E0601
arc: M2 H02E0601
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F3
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 F2
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0000001100100010
word: SLICEA.K0.INIT 0000100000001010
word: SLICEB.K0.INIT 1100101011001111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C51:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303

.tile R26C52:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H06W0003
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203

.tile R26C53:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0301 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 H06E0103
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0401 E1_H02W0401
arc: A0 H00L0000
arc: A2 F7
arc: A3 E1_H01E0001
arc: A4 F5
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B0 H01W0100
arc: B2 F3
arc: B3 V01N0001
arc: B5 S1_V02N0501
arc: B7 S1_V02N0701
arc: C0 H02W0401
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 W1_H02E0401
arc: C7 V02S0001
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 H02W0001
arc: D3 N1_V01S0000
arc: D4 F0
arc: D5 H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: M0 V00T0100
arc: M2 V00T0000
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0601 F4
arc: V01S0100 F2
word: SLICEB.K1.INIT 0010000000110000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111000011011101
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C54:PLC2
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103

.tile R26C55:PLC2
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C56:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W3_H06E0103
arc: V01S0000 S3_V06N0103

.tile R26C57:PLC2
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06W0003
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: A0 F7
arc: A1 H00L0100
arc: A2 H00L0100
arc: A7 E1_H02W0501
arc: B0 V02N0101
arc: B3 V01N0001
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 S1_V02N0001
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q7
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: V00B0000 Q6
arc: V01S0000 Q0
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111110000000000
word: SLICEA.K0.INIT 1111111111011111
word: SLICEA.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 0000000000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C58:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: H00L0100 V02N0101
arc: H00R0100 E1_H02W0501
arc: S1_V02S0101 H06W0103
arc: V00B0000 S1_V02N0201
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V02N0701
arc: A5 H02W0701
arc: A6 F7
arc: A7 S1_V02N0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 H02W0101
arc: B3 V01N0001
arc: B5 F3
arc: B6 V02N0501
arc: C0 F4
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H01E0101
arc: D3 E1_H02W0201
arc: D4 H01W0000
arc: D5 F0
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F4
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
word: SLICEB.K1.INIT 0011001100000011
word: SLICEC.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1100010011001100
word: SLICEB.K0.INIT 1111111110111111
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R26C59:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 H01E0001
arc: H00L0000 V02N0001
arc: S1_V02S0701 H01E0101
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V01N0101
arc: A1 H00L0000
arc: A5 H02W0501
arc: A6 F5
arc: B1 V00T0000
arc: B3 H02E0301
arc: B6 V02N0501
arc: B7 V00B0000
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 F4
arc: C4 H02W0601
arc: C6 V02N0201
arc: C7 V00T0100
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 F2
arc: D6 H01W0000
arc: D7 F2
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00T0100
arc: S1_V02S0001 F2
arc: V00B0000 F4
arc: V01S0000 F3
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000000000010011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100001000100010
word: SLICEC.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R26C60:PLC2
arc: E1_H02E0701 V02N0701
arc: N1_V02N0001 H06E0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 H06E0003
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: B4 H01E0101
arc: C1 W1_H02E0401
arc: C4 W1_H02E0601
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D5 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F4
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: S3_V06S0103 Q1
arc: S3_V06S0303 F5
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0011000000110000
word: SLICEC.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R26C61:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0100 V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: S1_V02S0201 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 F5
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02E0701
arc: A7 H02W0501
arc: B1 F3
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B7 V00B0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C5 V01N0101
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 H01E0101
arc: D3 H01E0101
arc: D5 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0001 F0
arc: V01S0100 F2
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q5
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000011111010
word: SLICEB.K1.INIT 0100000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0011001100000111
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1011111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C62:PLC2
arc: S1_V02S0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: A1 H02E0501
arc: A3 H01E0001
arc: A7 F5
arc: B0 F3
arc: B3 V02N0101
arc: B7 V02N0501
arc: C5 H01E0001
arc: D0 H01E0101
arc: D1 E1_H02W0201
arc: D3 H02E0001
arc: D5 H02E0001
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: V00B0100 F7
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000000011011101
word: SLICEA.K0.INIT 1111111111101110
word: SLICEA.K1.INIT 0000000010101010
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000000010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R26C64:PLC2
arc: W1_H02W0201 W3_H06E0103

.tile R27C109:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R27C114:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R27C115:PLC2
arc: N3_V06N0003 W3_H06E0003

.tile R27C123:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R27C124:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R27C17:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 H06W0303

.tile R27C18:PLC2
arc: E1_H02E0201 V02N0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00T0100 S1_V02N0501
arc: A0 H00L0100
arc: A5 N1_V01S0100
arc: B1 Q1
arc: B4 V01S0000
arc: B5 V01S0000
arc: C0 H02E0401
arc: C1 N1_V01S0100
arc: C4 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: M0 V00T0100
arc: M1 H02W0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: S3_V06S0203 F4
arc: V01S0000 Q1
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R27C19:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H01W0000
arc: A1 V02S0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: C0 V02N0601
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 V00B0100
arc: C5 V00B0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: S1_V02S0401 F4
word: SLICEC.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R27C20:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H02E0201
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 V02N0401
arc: C3 H02W0401
arc: C4 H02W0401
arc: C5 H02W0401
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 H00R0100
arc: E1_H02E0001 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q5
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S3_V06S0303 Q5
arc: V01S0100 F2
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R27C21:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 V01N0001
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 V02S0701
arc: A1 V02S0701
arc: B0 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0000
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R27C22:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 V01N0101
arc: H00L0100 H02W0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0301 V02N0301
arc: A1 H01E0001
arc: A4 V02N0101
arc: A6 V02N0101
arc: B0 H02W0301
arc: B1 W1_H02E0101
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0101
arc: B6 H01E0101
arc: C1 H00L0100
arc: C4 H02E0401
arc: C6 V00T0100
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D4 W1_H02E0001
arc: D6 V02N0401
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q4
arc: V01S0000 F1
word: SLICEC.K0.INIT 1010110000001100
word: SLICED.K0.INIT 1111000010001000
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1101001011110000
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 1100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C23:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: V00B0100 V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: A1 W1_H02E0701
arc: B1 H00R0100
arc: C1 E1_H02W0601
arc: C3 V02N0601
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: V01S0000 F3
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1100110001101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C24:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06W0303
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0101 V02N0101
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0501
arc: A3 V02N0501
arc: A6 N1_V01S0100
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: C0 H00L0100
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 H02W0401
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 F3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000100000000100
word: SLICEA.K1.INIT 1000010000000000
word: SLICEB.K0.INIT 0000001000000001
word: SLICEB.K1.INIT 0010000100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0101010101010101
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C25:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0601
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0303 N1_V01S0100
arc: A0 F5
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 Q5
arc: A6 E1_H02W0501
arc: A7 W1_H02E0701
arc: B0 H00R0100
arc: B2 H02E0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 W1_H02E0101
arc: B6 V02N0501
arc: B7 F3
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 W1_H02E0601
arc: C3 V02N0601
arc: C4 Q4
arc: C5 F4
arc: C6 H02W0601
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 F2
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M4 H02W0401
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F0
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1000010000100001
word: SLICEC.K0.INIT 1000010000100001
word: SLICED.K0.INIT 1111010100110001
word: SLICEB.K1.INIT 1011000010111011
word: SLICED.K1.INIT 1000010000000000
word: SLICEC.K1.INIT 1001000000000000
word: SLICEA.K0.INIT 0000000000001110
word: SLICEA.K1.INIT 0000000000001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R27C26:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: A0 V02N0501
arc: A1 H02W0501
arc: A2 V00T0000
arc: A3 H02W0501
arc: B1 E1_H02W0101
arc: B3 E1_H02W0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0201
arc: D3 H02W0001
arc: D6 H02W0001
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0000 F3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1010000011110000
word: SLICEA.K1.INIT 1000000010100000
word: SLICEB.K0.INIT 0000000011110101
word: SLICEB.K1.INIT 0000100000001010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C27:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0203 H06E0203
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 E1_H01E0001
arc: A1 F7
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 H02E0501
arc: B1 E1_H02W0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B7 F3
arc: C1 F4
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 E1_H01E0101
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V02N0401
arc: D7 H01W0000
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 1111111110101010
word: SLICEB.K0.INIT 1000101011001111
word: SLICEB.K1.INIT 1111001101010001
word: SLICED.K1.INIT 1100000000001100
word: SLICEC.K0.INIT 1010000001010000
word: SLICEA.K1.INIT 1000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C28:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 V02N0601
arc: B0 E1_H02W0301
arc: C0 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C29:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E1_H01W0000
arc: W1_H02W0101 W3_H06E0103

.tile R27C30:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0701
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: H01W0000 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0301
arc: M6 V00B0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R27C31:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02N0701
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02E0401
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02S0401
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: V01S0100 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C32:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V02N0401
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V02N0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02S0401
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: V01S0000 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C33:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02E0701
arc: A7 V02S0101
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: B7 N1_V01S0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: C7 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02S0401
arc: D6 V01N0001
arc: D7 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M6 V00B0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111011110100
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R27C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 H01E0101
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 V00B0100
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C35:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 H02E0301
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A7 V02S0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V00B0000
arc: D7 V02S0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0501
arc: M6 V00B0100
arc: S1_V02S0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111111011110100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: V01S0000 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R27C37:PLC2
arc: E1_H02E0101 V06N0103
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 V02S0001
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02S0001
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0301
arc: B4 V02N0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: H01W0100 F0
arc: LSR1 E1_H02W0501
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R27C38:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W3_H06W0003 S3_V06N0003
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A4 V02N0301
arc: A5 V02N0301
arc: B0 V02N0301
arc: B1 V02N0301
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C4 V00B0100
arc: C5 V00B0100
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 V00B0000
arc: D5 V00B0000
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 F4
arc: M0 V00T0100
arc: M4 V00T0100
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 1100000010101100
word: SLICEA.K1.INIT 1100111110101100
word: SLICEC.K0.INIT 0000110010100000
word: SLICEC.K1.INIT 1111110010101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R27C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00L0000
arc: A6 V02N0101
arc: B0 S1_V02N0101
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C4 H02W0401
arc: C5 S1_V02N0201
arc: C7 H02W0401
arc: D0 V02N0001
arc: D1 H00R0000
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: M4 V00T0100
arc: M6 V00T0100
arc: V01S0100 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1100110010101010
word: SLICED.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R27C3:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R27C40:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 N1_V02S0401
arc: A0 W1_H02E0701
arc: A7 V02S0101
arc: B0 H02E0101
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B7 N1_V01S0000
arc: C0 H00L0000
arc: C4 H02E0601
arc: C5 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D4 H02E0201
arc: D5 S1_V02N0401
arc: D7 W1_H02E0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: N3_V06N0203 F4
arc: S1_V02S0701 F7
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1010110000000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 0000001100000010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C41:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R27C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 H02W0701
arc: A6 S1_V02N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B6 V01S0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D6 H02W0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: S1_V02S0601 F6
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C43:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A7 N1_V01S0100
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V02N0501
arc: B7 V02S0701
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C7 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 H00R0100
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: S1_V02S0701 F7
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100101000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R27C44:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 W1_H02E0501
arc: W1_H02W0201 V02S0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0101
arc: B0 H00R0100
arc: B1 W1_H02E0101
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C45:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 S3_V06N0003
arc: B0 H02E0301
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C46:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 W3_H06E0103

.tile R27C47:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02N0401
arc: H00L0100 S1_V02N0301
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02N0001
arc: A2 F5
arc: A5 H02E0701
arc: A7 V00T0100
arc: B2 E1_H02W0301
arc: B3 Q3
arc: B5 H02W0101
arc: B7 V00B0000
arc: C2 H00R0100
arc: C5 S1_V02N0001
arc: C7 N1_V02S0001
arc: CE1 H00L0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D2 V02S0201
arc: D3 V02N0201
arc: D5 V01N0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M3 H02E0201
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0301 F3
arc: V00T0100 Q3
word: SLICEC.K1.INIT 0000000010001010
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1100110010101111
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C48:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 E1_H02W0701
arc: A3 H02W0701
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 F5
arc: B0 V02S0101
arc: B1 Q1
arc: B3 Q3
arc: B4 V02S0701
arc: B5 H01E0101
arc: B6 V02N0501
arc: B7 N1_V01S0000
arc: C0 H02W0401
arc: C1 N1_V02S0401
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 V02N0001
arc: C6 H01E0001
arc: C7 F4
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 H02W0201
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 H02W0201
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M3 W1_H02E0201
arc: M4 H02E0401
arc: M6 H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0100 Q4
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000100001011
word: SLICED.K0.INIT 0000000001000111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C49:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H01E0001
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 H01E0101
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A7 V02S0301
arc: B0 V00B0000
arc: B7 V01S0000
arc: C0 V02S0401
arc: C7 H02W0601
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D7 V02N0401
arc: E1_H01E0101 Q2
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M2 V00B0100
arc: M5 H00R0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0501 F7
arc: N1_V02N0701 Q7
arc: S1_V02S0001 F0
arc: V01S0000 Q7
arc: V01S0100 Q2
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1100111110101010
word: SLICEA.K1.INIT 0000000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R27C50:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 H02W0601
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0701 H01E0101
arc: A0 S1_V02N0501
arc: A2 H02E0501
arc: A4 N1_V01N0101
arc: A5 H02W0701
arc: A6 V02S0301
arc: B0 H01W0100
arc: B1 Q1
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 N1_V01S0000
arc: B5 V01S0000
arc: B6 V01S0000
arc: C0 H02E0401
arc: C2 H02E0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 Q6
arc: CE0 E1_H02W0101
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 V02S0401
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q4
arc: S1_V02S0601 F6
arc: V00B0100 F5
arc: V00T0100 Q1
arc: V01S0000 Q5
arc: V01S0100 F2
arc: W1_H02W0601 Q4
word: SLICEC.K1.INIT 0000000000110101
word: SLICEA.K0.INIT 1101111110001010
word: SLICEA.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 0000000001010011
word: SLICEB.K0.INIT 1010111111001100
word: SLICEB.K1.INIT 0000000011001100
word: SLICED.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C51:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02W0701
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A5 F7
arc: A7 V00T0100
arc: B0 H02E0301
arc: B2 H00R0000
arc: B3 H02W0301
arc: B4 H00R0000
arc: B5 H00L0000
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C2 H02W0401
arc: C3 F4
arc: C4 V02S0001
arc: C5 V01N0101
arc: C7 E1_H01E0101
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 F0
arc: D7 V02S0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: M2 V00B0100
arc: M4 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0000 Q2
arc: V01S0000 F2
arc: W1_H02W0501 Q7
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0011000000111111
word: SLICEB.K1.INIT 0001000001010100
word: SLICED.K1.INIT 0000101100000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1110001011110011
word: SLICEB.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C52:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 V06N0103
arc: A0 E1_H01E0001
arc: A2 H02E0701
arc: A3 V02N0501
arc: A4 N1_V01N0101
arc: A5 V00T0100
arc: A7 H00R0000
arc: B0 H01W0100
arc: B2 F3
arc: B3 V02N0301
arc: B4 W1_H02E0301
arc: B5 V02N0501
arc: C0 H02E0601
arc: C2 F4
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C6 S1_V02N0001
arc: C7 V02S0001
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D2 N1_V02S0001
arc: D3 H02W0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0201
arc: D6 H01W0000
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: S1_V02S0001 F0
arc: V00B0000 F6
arc: V01S0000 Q4
arc: V01S0100 F2
word: SLICED.K1.INIT 0101000001011111
word: SLICEC.K1.INIT 0001000100110000
word: SLICEB.K1.INIT 0000110100000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1010101011001111
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C53:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 H02E0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: A3 V02S0501
arc: A4 H02E0501
arc: A5 Q5
arc: A7 W1_H02E0501
arc: B0 H02W0101
arc: B2 V01N0001
arc: B3 H01W0100
arc: B4 F3
arc: B5 W1_H02E0301
arc: B7 V01S0000
arc: C0 N1_V01S0100
arc: C2 V02N0401
arc: C4 V02S0201
arc: C5 E1_H01E0101
arc: C7 H02E0601
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 V01N0001
arc: D5 V02S0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: M2 V00B0100
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0001 F2
arc: S1_V02S0001 F0
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0000 Q7
arc: V01S0100 Q2
word: SLICEB.K1.INIT 0010001001110111
word: SLICEC.K0.INIT 0000010001010100
word: SLICEA.K0.INIT 0000000001000111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C54:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H06W0303
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A1 V02N0501
arc: A2 E1_H01E0001
arc: A5 V02N0301
arc: A7 V02S0101
arc: B1 V01N0001
arc: B2 H01W0100
arc: B5 H00L0000
arc: B7 V00B0100
arc: C1 S1_V02N0601
arc: C2 V02N0401
arc: C5 V01N0101
arc: C7 V02S0201
arc: CE1 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D5 H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M2 V00T0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 F7
arc: V00B0100 Q7
arc: V00T0000 F2
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001000000010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0010101010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 V02S0701
arc: A1 H00L0100
arc: A2 W1_H02E0701
arc: A4 V00T0000
arc: A6 V02N0301
arc: A7 Q7
arc: B1 V02N0101
arc: B2 V02S0301
arc: B4 V02N0501
arc: B6 V01S0000
arc: B7 V00T0000
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C4 V02N0001
arc: C6 F4
arc: C7 H02E0401
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V02S0001
arc: D2 V01S0100
arc: D4 V02S0401
arc: D6 F2
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 H02E0601
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0010001100000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1101100011011101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R27C56:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501

.tile R27C57:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0101
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0601 S1_V02N0601
arc: A1 F7
arc: A2 F5
arc: A3 F5
arc: A4 F5
arc: A5 V02S0301
arc: A7 V02S0101
arc: B1 V02N0301
arc: B2 E1_H02W0101
arc: B6 N1_V01S0000
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 H02E0601
arc: C3 H00R0100
arc: C4 H02W0401
arc: C7 E1_H02W0601
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 E1_H02W0001
arc: D6 W1_H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: H01W0100 F6
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: S1_V02S0701 F5
arc: V00T0000 F2
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1000111100001111
word: SLICEC.K0.INIT 0101111111111111
word: SLICEC.K1.INIT 0000000001010101
word: SLICEB.K1.INIT 0000111100001010
word: SLICED.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0010000010100000
word: SLICED.K0.INIT 1100110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R27C58:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: V00B0000 E1_H02W0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0401 V02S0401
arc: A0 V01N0101
arc: A2 V02N0701
arc: A3 H01E0001
arc: A5 V02S0101
arc: A6 V02N0101
arc: B0 V00B0000
arc: B2 E1_H02W0301
arc: B5 V02N0501
arc: C0 S1_V02N0601
arc: C3 F4
arc: C4 V02S0201
arc: C5 H02W0601
arc: C6 V00B0100
arc: C7 V01N0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 V02N0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 F2
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 W1_H02E0301
arc: M0 V00T0000
arc: M4 W1_H02E0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0000 F3
word: SLICEB.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0101010101110101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0100100000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000001010000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R27C59:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: S1_V02S0301 H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0601 E1_H01W0000
arc: A1 V02N0501
arc: A3 H02E0701
arc: A4 F5
arc: A5 H02E0501
arc: A6 S1_V02N0301
arc: A7 N1_V01S0100
arc: B1 V01N0001
arc: B3 V02N0101
arc: B4 H01E0101
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C1 V02N0601
arc: C3 H02W0401
arc: C6 H02E0601
arc: C7 F4
arc: D1 V00B0100
arc: D3 S1_V02N0001
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 H01E0001
arc: M2 V00B0000
arc: N1_V01N0101 F2
arc: V00B0000 F6
arc: V00B0100 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011011100110011
word: SLICED.K1.INIT 0000000000010000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEC.K1.INIT 0101010100000000
word: SLICED.K0.INIT 0010000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C60:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 N1_V01S0000
arc: A0 F5
arc: A1 V01N0101
arc: A2 H00L0100
arc: A4 E1_H01W0000
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: B0 V00T0000
arc: B1 W1_H02E0101
arc: B2 H00L0000
arc: B5 V02N0701
arc: B6 V02N0501
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 H00L0100
arc: C5 H02E0401
arc: C6 S1_V02N0001
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 H01E0101
arc: D2 V02S0001
arc: D3 H00R0000
arc: D4 F0
arc: D5 S1_V02N0401
arc: D6 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F3
arc: N1_V02N0201 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q1
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F3
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0111000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000100010001
word: SLICEA.K0.INIT 0101111111011111
word: SLICED.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 1111111101110101
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R27C61:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W3_H06E0103
arc: V00B0100 S1_V02N0301
arc: A0 W1_H02E0701
arc: A1 F5
arc: A2 F5
arc: A4 W1_H02E0701
arc: B0 H02E0301
arc: B1 F3
arc: B2 F3
arc: B4 H01E0101
arc: B5 H02E0101
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 H02E0401
arc: C4 H02E0601
arc: C7 H01E0001
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 F0
arc: D4 S1_V02N0401
arc: D5 H01W0000
arc: D7 F0
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: S1_V02S0101 F1
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 0001000100010011
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0010000000000010
word: SLICEA.K0.INIT 1111111111111101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R27C62:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: A0 H01E0001
arc: A2 H02E0701
arc: B0 V02S0101
arc: C0 W1_H02E0401
arc: C2 V02S0401
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 H01E0101
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
word: SLICEB.K0.INIT 0000101010100000
word: SLICEA.K0.INIT 0001110000111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R27C63:PLC2
arc: H01W0100 W3_H06E0303

.tile R27C7:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R28C104:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R28C110:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R28C116:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003

.tile R28C119:PLC2
arc: N3_V06N0303 H06E0303

.tile R28C122:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R28C16:PLC2
arc: E1_H02E0601 E1_H01W0000

.tile R28C17:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: A1 S1_V02N0701
arc: A2 V00B0000
arc: A3 S1_V02N0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 H01W0100
arc: C2 H02E0601
arc: C3 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: E1_H01E0001 F1
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: S1_V02S0101 Q3
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
word: SLICEA.K0.INIT 1100110011111111
word: SLICEA.K1.INIT 1000100010101010
word: SLICEB.K0.INIT 0000101000001111
word: SLICEB.K1.INIT 0000100000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C18:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 H01E0001
arc: W1_H02W0601 V01N0001
arc: A2 V02S0701
arc: B4 V02S0701
arc: C2 S1_V02N0401
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: D4 E1_H02W0001
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0601 F4
arc: S1_V02S0601 Q4
arc: V01S0000 Q2
word: SLICEB.K0.INIT 1010000011110101
word: SLICEC.K0.INIT 1100000011110011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R28C19:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 V02S0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q7
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V01S0000 Q4
arc: V01S0100 Q0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C20:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H06W0203
arc: W1_H02W0001 S1_V02N0001
arc: C0 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R28C21:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0003 H06W0003
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 N1_V02S0401
arc: A0 S1_V02N0701
arc: A1 S1_V02N0501
arc: A5 S1_V02N0101
arc: A7 F5
arc: B0 V02N0101
arc: B1 V02N0301
arc: B5 V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 V01N0001
arc: D5 H02E0201
arc: D7 H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 W1_H02E0401
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0701 F5
arc: S1_V02S0101 Q3
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 Q5
arc: V00B0100 Q7
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000000010101010
word: SLICEC.K1.INIT 1111111011111111
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000100011000000
word: SLICEA.K1.INIT 0000100001000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C22:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00R0000
arc: A3 V01N0101
arc: B0 H01W0100
arc: C0 H00L0000
arc: C3 S1_V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D3 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q6
arc: N1_V02N0501 Q5
arc: S1_V02S0001 F0
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q3
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R28C23:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02S0401
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00L0000
arc: A4 F7
arc: A5 V00T0000
arc: A7 N1_V02S0101
arc: B1 S1_V02N0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 V02N0701
arc: C1 S1_V02N0401
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0001
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 W1_H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E1_H02E0601 F6
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: MUXCLK2 CLK0
arc: S3_V06S0303 Q5
arc: V01S0000 Q4
word: SLICED.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1101100010001000
word: SLICEC.K1.INIT 1100110010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000100000000
word: SLICED.K0.INIT 0011110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R28C24:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S1_V02N0401
arc: A1 V01N0101
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V02S0101
arc: B0 V01N0001
arc: B1 F3
arc: B2 N1_V02S0101
arc: B3 H00L0000
arc: B4 V02S0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 W1_H02E0201
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: M2 H02W0601
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
arc: V01S0100 F3
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000001100000000
word: SLICEA.K1.INIT 0000011100000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000010000100
word: SLICEB.K1.INIT 0000100100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C25:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A7 H00R0000
arc: B7 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H01E0001
arc: C5 H01E0001
arc: C7 W1_H02E0401
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D7 E1_H01W0100
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR0 E1_H02W0501
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 H02E0001
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000010000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C26:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V02S0701
arc: A3 E1_H02W0701
arc: A6 H02E0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0301
arc: B3 Q3
arc: B4 V02N0501
arc: B6 N1_V01S0000
arc: B7 V02N0701
arc: C0 W1_H02E0601
arc: C1 N1_V01N0001
arc: C2 E1_H02W0401
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C6 H02W0601
arc: C7 V02S0201
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0401 Q6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 F7
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q5
arc: S1_V02S0601 F6
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 1111111111000000
word: SLICEA.K0.INIT 0100000000000100
word: SLICEA.K1.INIT 1000000000001000
word: SLICEB.K0.INIT 0000000000001001
word: SLICEB.K1.INIT 0000000010000010
word: SLICED.K0.INIT 0100000000000000
word: SLICED.K1.INIT 1100001100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R28C27:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A1 F7
arc: A2 F7
arc: A4 F5
arc: B1 H02E0101
arc: B2 H02E0101
arc: B4 H02E0101
arc: C1 S1_V02N0601
arc: C2 N1_V01S0100
arc: C4 V00B0100
arc: C5 V02N0001
arc: C7 H02E0401
arc: D1 V02S0201
arc: D2 H01E0101
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D7 H02E0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 H01E0001
arc: M2 V00B0000
arc: S3_V06S0203 F4
arc: V00B0000 F4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 1011111011111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0100000100000000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K1.INIT 0100000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C28:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 W1_H02E0701
arc: A1 W1_H02E0501
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: B0 W1_H02E0301
arc: B1 V02N0101
arc: B2 W1_H02E0301
arc: B3 V02N0101
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D2 H02E0001
arc: D3 W1_H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F1
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
word: SLICEA.K0.INIT 0010000100000000
word: SLICEA.K1.INIT 1000000001000000
word: SLICEB.K0.INIT 0000000000100001
word: SLICEB.K1.INIT 0000100000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C29:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0401 W3_H06E0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H00L0000
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C7 H02E0401
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1011000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C30:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A7 W1_H02E0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02N0701
arc: B7 H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C7 V02N0201
arc: CE1 N1_V02S0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 V00B0000
arc: LSR1 E1_H02W0501
arc: M3 H00L0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0100010101000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R28C31:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 H02W0301
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 H02W0701
arc: A7 N1_V01S0100
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 S1_V02N0401
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M6 V00T0100
arc: N1_V01N0101 F6
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1110111111101100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C32:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 H01E0101
arc: A0 S1_V02N0701
arc: A5 V02S0301
arc: A6 F5
arc: A7 F5
arc: B0 V02N0101
arc: B5 N1_V02S0701
arc: B7 N1_V01S0000
arc: C0 S1_V02N0601
arc: C5 E1_H02W0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D5 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: V01S0000 F0
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1111101011001010
word: SLICEC.K1.INIT 0000000011001010
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1110111111101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C33:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02E0101
arc: B7 H02E0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V02N0001
arc: C7 H02W0601
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 N1_V02S0401
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: S1_V02S0201 F0
word: SLICED.K1.INIT 0000110000001010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C34:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1001000010011001
word: SLICEA.K1.INIT 1011001010111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C35:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 V00B0000
arc: A5 V02N0101
arc: A7 V02S0101
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: B5 E1_H02W0101
arc: B7 W1_H02E0101
arc: C0 S1_V02N0601
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C5 E1_H02W0601
arc: C7 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 F0
arc: D5 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M4 E1_H02W0401
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0001 F2
arc: N3_V06N0203 F4
arc: S1_V02S0001 Q2
arc: S3_V06S0103 Q2
word: SLICED.K1.INIT 0000000011001010
word: SLICEA.K0.INIT 1111010111110101
word: SLICEA.K1.INIT 1101110000010000
word: SLICEB.K0.INIT 1110111011100010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111001010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R28C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A6 H00L0000
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02W0301
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 H01E0001
arc: C6 W1_H02E0601
arc: C7 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02N0601
arc: D6 F0
arc: D7 W1_H02E0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: S1_V02S0701 F7
arc: V01S0000 F6
word: SLICED.K0.INIT 1110000001000000
word: SLICED.K1.INIT 1010000011000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R28C37:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: A0 S1_V02N0501
arc: A3 V02S0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: B0 V00B0000
arc: B3 H02W0101
arc: B5 V02N0701
arc: C0 V02N0601
arc: C3 E1_H02W0601
arc: C5 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 H02E0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V02N0201 F0
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: V00B0000 F4
word: SLICEC.K0.INIT 1010101011111111
word: SLICEC.K1.INIT 1011000110100000
word: SLICEA.K0.INIT 1111101011001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111100011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C38:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00R0000
arc: A3 H00L0100
arc: B0 H02E0301
arc: B3 V02N0101
arc: C1 H02E0401
arc: C3 V02N0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0400
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D3 N1_V01S0000
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H02E0201
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 F2
arc: N3_V06N0303 Q5
arc: S1_V02S0001 F0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000101010001110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C39:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02N0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: A0 S1_V02N0701
arc: A2 V01N0101
arc: A3 V00B0000
arc: A7 H02W0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V02N0501
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 H02E0401
arc: C7 H02W0601
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: V01S0000 F6
word: SLICED.K1.INIT 0001110100000000
word: SLICED.K0.INIT 0000000000110000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R28C40:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 V01N0101
arc: A2 H02E0501
arc: A7 V02S0301
arc: B1 V01N0001
arc: B2 V02S0101
arc: B6 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02N0601
arc: C6 H02E0601
arc: C7 H02E0601
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02N0001
arc: D6 V01N0001
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M2 V00T0100
arc: M6 V00B0100
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 0000101000001100
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R28C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 V00B0100
arc: B7 N1_V01S0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00T0100
arc: C5 V02N0001
arc: C7 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR1 V00T0000
arc: V01S0100 F7
word: SLICED.K1.INIT 1010110000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0601
arc: V00T0100 V02S0501
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 H01E0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0501
arc: B0 V00B0000
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H01E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C44:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 H01E0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A6 V02S0101
arc: B0 V02N0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B6 N1_V01S0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 N1_V02S0201
arc: D4 E1_H02W0001
arc: D6 H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: S1_V02S0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R28C45:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: A7 V02N0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00R0000
arc: B6 V01S0000
arc: B7 H01E0101
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V00T0100
arc: C5 V02N0001
arc: C6 N1_V02S0201
arc: C7 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02W0001
arc: D6 H02E0001
arc: D7 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 H02E0501
arc: S1_V02S0701 F7
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000101010000000
word: SLICED.K0.INIT 1100110011110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R28C46:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C47:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 V01N0001
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 E1_H01E0001
arc: A5 Q5
arc: A6 F7
arc: A7 N1_V01N0101
arc: B0 E1_H01W0100
arc: B3 H00R0100
arc: B5 F3
arc: B6 E1_H02W0101
arc: B7 V01S0000
arc: C0 S1_V02N0601
arc: C3 E1_H02W0601
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D3 E1_H02W0001
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 F6
arc: M0 V00B0100
arc: M2 V00T0000
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: V01S0000 Q7
word: SLICEB.K1.INIT 0011001100001111
word: SLICEC.K1.INIT 0000000001011100
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0100110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C48:PLC2
arc: E1_H02E0301 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02W0701
arc: A2 E1_H02W0701
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 V02N0301
arc: A6 F5
arc: A7 Q7
arc: B0 V02S0301
arc: B3 S1_V02N0101
arc: B4 H02W0301
arc: B5 F3
arc: B6 E1_H02W0301
arc: B7 V02N0701
arc: C0 S1_V02N0601
arc: C3 H02E0401
arc: C4 V02N0001
arc: C5 F4
arc: C6 H02W0401
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 V02S0401
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00B0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F0
arc: S1_V02S0301 Q1
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0100 F7
word: SLICED.K1.INIT 0001001100010000
word: SLICEB.K1.INIT 0000000011010000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1010101011001111
word: SLICED.K0.INIT 0000001100000101
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C49:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 N1_V02S0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 H02E0501
arc: B0 V00B0000
arc: B2 V02N0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0001
arc: D2 V02S0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 1011100011111100
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1111110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R28C50:PLC2
arc: E1_H02E0201 V02S0201
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0301 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 S1_V02N0501
arc: A3 V00B0000
arc: B3 V01N0001
arc: C0 N1_V01S0100
arc: C3 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D3 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 E1_H02W0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111110100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C51:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 H06E0303
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: A2 E1_H01E0001
arc: A7 S1_V02N0101
arc: B2 H01W0100
arc: B7 N1_V01S0000
arc: C1 N1_V02S0601
arc: C2 H00L0000
arc: C7 H01E0001
arc: CE0 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 E1_H02W0001
arc: D7 F2
arc: E1_H01E0001 Q3
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W1_H02W0401 Q4
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0010101010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C52:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0601 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H02W0601
arc: A0 E1_H01E0001
arc: A3 V02N0501
arc: A4 F5
arc: A5 Q5
arc: A6 N1_V01S0100
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: B5 F3
arc: B6 S1_V02N0701
arc: B7 H02E0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 S1_V02N0201
arc: D4 F2
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 H02W0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: M0 V00B0000
arc: M1 H00L0000
arc: M3 W1_H02E0201
arc: M5 H00L0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0301 Q1
arc: N1_V02N0701 Q7
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V01S0000 F0
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000001100010001
word: SLICEA.K0.INIT 1011101111110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0100000011000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110001001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C53:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 V01N0101
arc: A0 V02S0701
arc: B0 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00T0100
arc: E1_H01E0001 Q2
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0501 Q5
arc: S3_V06S0003 F0
arc: V01S0000 Q2
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111101000111010
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C54:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 V06N0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 V06N0003
arc: A0 S1_V02N0501
arc: A1 F5
arc: A2 H02E0501
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 V00B0000
arc: A6 F7
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 V01N0001
arc: B2 W1_H02E0301
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 V01S0000
arc: C0 V02S0601
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 N1_V02S0401
arc: C4 Q4
arc: C5 S1_V02N0001
arc: C6 V01N0101
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: V00T0000 F0
arc: V01S0000 Q7
arc: V01S0100 F3
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C55:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 H01E0001
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A1 V02N0501
arc: A2 N1_V02S0701
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 Q5
arc: A6 H02W0701
arc: A7 H02E0501
arc: B1 E1_H01W0100
arc: B2 H02W0301
arc: B3 N1_V02S0301
arc: B5 E1_H02W0101
arc: B6 H02E0301
arc: B7 V01S0000
arc: C1 N1_V01N0001
arc: C2 W1_H02E0601
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE0 H02W0101
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0001
arc: D2 E1_H02W0001
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D6 F2
arc: D7 V00B0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H02E0001
arc: M3 H00R0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0501 F7
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: V00B0000 F4
arc: V00B0100 F5
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q5
arc: W1_H02W0101 Q1
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0101010100001111
word: SLICED.K1.INIT 0001010100010000
word: SLICEB.K0.INIT 0010000000100010
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1011101110001011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C56:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: A1 H01E0001
arc: B0 V02N0301
arc: B1 V00T0000
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: M0 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: V00T0000 F0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0000000001011100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C57:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 S1_V02N0401
arc: A5 E1_H02W0701
arc: A7 F5
arc: B0 V02S0301
arc: B2 N1_V02S0301
arc: B5 V02S0701
arc: B7 V00B0100
arc: C0 V02N0401
arc: C7 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 V02S0201
arc: D5 H02W0201
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F2
arc: V01S0100 F2
word: SLICEA.K0.INIT 0000110000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1000100000000000
word: SLICED.K1.INIT 0001010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C58:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V02S0201
arc: H00L0000 H02W0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 E1_H01W0100
arc: V00T0100 H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: A4 E1_H01W0000
arc: A5 H02E0701
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 E1_H02W0101
arc: B2 V02S0301
arc: B4 H02W0301
arc: B5 H00L0000
arc: B6 H02W0301
arc: C1 E1_H01W0000
arc: C3 V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 N1_V02S0201
arc: D3 F0
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 N1_V02S0401
arc: D7 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F1
arc: H01W0100 Q6
arc: LSR1 V00B0000
arc: M6 H02E0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: S1_V02S0001 F0
arc: V00B0000 F6
arc: V00T0000 F2
arc: V01S0000 F2
arc: V01S0100 F1
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 1000111100001111
word: SLICEC.K0.INIT 1111011111111111
word: SLICEC.K1.INIT 0000100000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R28C59:PLC2
arc: E1_H02E0301 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 W1_H02E0301
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S3_V06N0003
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V02S0301
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0701
arc: A3 F5
arc: A4 F5
arc: A6 F5
arc: A7 F5
arc: B0 V01N0001
arc: B1 H00R0100
arc: B2 V01N0001
arc: B6 H02E0101
arc: C0 F4
arc: C1 H00L0000
arc: C2 H02W0401
arc: C4 H01E0001
arc: C5 V00T0000
arc: C6 N1_V02S0001
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D3 N1_V02S0001
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: V00T0000 Q0
arc: V01S0000 F1
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000101000000000
word: SLICEB.K0.INIT 0000000000001000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 1110101000000000
word: SLICEA.K0.INIT 1111111111110010
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R28C60:PLC2
arc: E1_H02E0401 V01N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: A0 H01E0001
arc: A2 H01E0001
arc: A3 V02N0501
arc: A4 F7
arc: A5 V00T0000
arc: A7 H00R0000
arc: B0 V02S0301
arc: B3 H02E0301
arc: B4 F3
arc: B5 W1_H02E0101
arc: B7 V02N0501
arc: C0 N1_V02S0401
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 V00T0100
arc: C7 V02N0201
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 F0
arc: D7 F2
arc: E1_H01E0101 F4
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 H02W0601
arc: N1_V01N0101 F5
arc: V00T0000 F2
arc: V01S0100 F2
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0100110001011101
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEC.K1.INIT 1100110100000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0000100011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C61:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: A0 V02S0701
arc: A3 V00B0000
arc: A6 E1_H01W0000
arc: B3 H01W0100
arc: B6 V00B0000
arc: C0 N1_V01S0100
arc: C3 H02E0401
arc: C6 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D3 W1_H02E0201
arc: D6 W1_H02E0201
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q0
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
arc: S1_V02S0301 F3
arc: V01S0000 F6
word: SLICED.K0.INIT 1111000001110000
word: SLICEA.K0.INIT 1111101011110000
word: SLICEB.K1.INIT 0000111100000111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C62:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: V00B0000 N1_V02S0001
arc: A0 H02E0701
arc: B0 H02E0101
arc: C0 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: F0 F0_SLICE
arc: H01W0000 Q2
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1100110011101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R28C63:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R28C65:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R28C68:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R28C69:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203

.tile R28C74:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R28C80:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R28C86:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R28C92:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R28C98:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R29C124:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R29C17:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: V00T0100 E1_H02W0301
arc: A1 V02S0701
arc: B1 S1_V02N0101
arc: C1 E1_H01W0000
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0001
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000001000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C18:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02N0201
arc: A1 V02N0701
arc: A3 V00T0000
arc: A7 Q7
arc: B0 H01W0100
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 H01W0100
arc: B5 V00B0100
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C6 V00B0100
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: V00B0100 Q7
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 1001000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1000000001000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1100000000001100
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010000000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R29C19:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: W1_H02W0201 S3_V06N0103
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 Q3
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1100010000001000
word: SLICEA.K1.INIT 1000000001001100
word: SLICEB.K0.INIT 0011000100000010
word: SLICEB.K1.INIT 0010000000010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02N0201
arc: W1_H02W0001 V02N0001
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 H02W0501
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B4 H02W0101
arc: B5 V00B0100
arc: B6 H02W0101
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 V00B0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H02E0101 F3
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0301
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0101 F3
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000001000000001
word: SLICEB.K0.INIT 0000000000011001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0010000000100001
word: SLICED.K0.INIT 0000000100001001
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C21:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: A0 H00L0100
arc: A1 H02E0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A5 N1_V01N0101
arc: B1 H01W0100
arc: B3 Q3
arc: B5 V00B0100
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 H00L0100
arc: C3 V02N0601
arc: C5 H01E0001
arc: CE1 N1_V02S0201
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 V02N0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 F1
arc: V00B0100 Q7
arc: V01S0000 Q3
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0010000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000101
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000000000000010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C22:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 V06N0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 V01N0001
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: A3 F7
arc: A5 S1_V02N0101
arc: A7 W1_H02E0501
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 H01E0101
arc: C3 V02S0401
arc: C4 E1_H02W0601
arc: C5 E1_H01E0101
arc: C7 H01E0001
arc: D2 W1_H02E0001
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011110111
word: SLICED.K1.INIT 0000010100000101
word: SLICEC.K1.INIT 0000000000010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R29C23:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: V00T0100 H02E0301
arc: W1_H02W0501 V02S0501
arc: A1 V01N0101
arc: B1 V02S0301
arc: C1 H02E0401
arc: D1 W1_H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H01E0001
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C24:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 V02N0601
arc: A0 V02N0501
arc: A4 V02S0301
arc: B0 H02W0101
arc: B4 V02S0701
arc: C0 H02E0601
arc: C4 W1_H02E0601
arc: D0 V02S0001
arc: D4 H02E0001
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000010100000111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111111110
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R29C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V02S0201
arc: C0 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C26:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H02W0301
arc: C1 V02S0401
arc: C3 E1_H02W0601
arc: D1 V02S0201
arc: D3 H02E0001
arc: E3_H06E0003 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: S3_V06S0003 F3
arc: V01S0000 F1
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R29C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 S3_V06N0003
arc: B0 V02S0101
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C28:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 W3_H06E0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S3_V06S0103 H06E0103
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C29:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 E3_H06W0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02S0601
arc: B0 V02N0301
arc: C0 N1_V01S0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C30:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 W3_H06E0003
arc: A1 H02E0701
arc: A3 V00T0000
arc: A6 H00L0000
arc: B0 F3
arc: B1 V02N0101
arc: B3 V01N0001
arc: B6 V00B0000
arc: C0 V02N0601
arc: C1 V02N0401
arc: C3 W1_H02E0401
arc: C6 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D3 N1_V02S0201
arc: D6 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H02E0301 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICED.K0.INIT 0000110100001000
word: SLICEA.K1.INIT 0000110000001010
word: SLICEA.K0.INIT 1111110011001100
word: SLICEB.K1.INIT 1101000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: A7 H00L0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02E0101
arc: B7 N1_V01S0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 H02W0401
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02N0401
arc: D7 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK1
arc: S1_V02S0701 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111110111111000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R29C32:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V02N0201
arc: C5 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R29C33:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00R0000
arc: A7 W1_H02E0701
arc: B0 V00T0000
arc: B7 H02W0301
arc: C0 E1_H02W0601
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: MUXCLK0 CLK0
arc: N1_V02N0001 F0
arc: S1_V02S0201 Q0
arc: V01S0000 F7
arc: W1_H02W0001 F0
word: SLICED.K1.INIT 1010001010000000
word: SLICEA.K0.INIT 1111110010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C34:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 W3_H06E0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A7 N1_V02S0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 W1_H02E0101
arc: B7 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 V02N0201
arc: C7 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0501
arc: M6 H02E0401
arc: S1_V02S0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111011110010
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C35:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 F5
arc: B1 V02S0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B5 V02N0701
arc: B6 V02S0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H00R0100
arc: C3 H00R0100
arc: C5 V01N0101
arc: C6 V01N0101
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 N1_V01S0000
arc: D5 V02S0401
arc: D6 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: M2 V00B0100
arc: W1_H02W0201 F2
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000001100000001
word: SLICED.K0.INIT 0000000000010101
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0000110100001000
word: SLICEB.K0.INIT 1100111101001101
word: SLICEB.K1.INIT 1100001101000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C36:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0003 W1_H02E0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: A0 V02N0501
arc: A1 V02N0501
arc: A3 V02N0701
arc: A4 E1_H01W0000
arc: A5 H02W0701
arc: A6 H02W0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B3 V02S0301
arc: B5 V02S0501
arc: B6 E1_H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V00T0100
arc: C6 V02N0001
arc: C7 F4
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 V02S0201
arc: D4 F2
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00B0000
arc: M2 V00T0100
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V00B0000 F6
arc: V01S0000 F7
arc: V01S0100 F0
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0100101001000000
word: SLICEC.K0.INIT 1111000010100000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0010011100000000
word: SLICEA.K0.INIT 1101111101000101
word: SLICEA.K1.INIT 1000101001000101
word: SLICEC.K1.INIT 0001000010110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R29C37:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A1 V01N0101
arc: A5 V02S0101
arc: A7 F5
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 H02E0301
arc: B4 E1_H02W0101
arc: B5 S1_V02N0501
arc: B7 V02N0701
arc: C1 V02S0601
arc: C2 S1_V02N0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C7 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 H02E0201
arc: D4 V01N0001
arc: D5 H00L0100
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
word: SLICEA.K0.INIT 1100110000110011
word: SLICEA.K1.INIT 1001000110000000
word: SLICEC.K0.INIT 1100111100000000
word: SLICED.K1.INIT 0000111100001011
word: SLICEB.K0.INIT 1111111111000000
word: SLICEC.K1.INIT 0100010000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C38:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06N0303
arc: A0 V02N0501
arc: A2 V01N0101
arc: A3 V01N0101
arc: A5 N1_V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B5 H02W0301
arc: C1 S1_V02N0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 H02E0601
arc: C6 N1_V02S0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0400
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D5 H02E0001
arc: D6 V02N0601
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 F6
arc: N3_V06N0203 Q7
arc: V01S0100 F2
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100000011101100
word: SLICEA.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1110001100100000
word: SLICEB.K1.INIT 1110111100101100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C39:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V06N0303
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A5 S1_V02N0101
arc: B0 S1_V02N0301
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 V02N0001
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V00B0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: M0 W1_H02E0601
arc: M2 V00T0100
arc: M3 H00R0100
arc: M5 E1_H02W0001
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: S1_V02S0701 F5
word: SLICEC.K1.INIT 0010001000110010
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1101010010000100
word: SLICEB.K1.INIT 1101111010001110
word: SLICEC.K0.INIT 1101100011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C40:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0701 S1_V02N0701
arc: A0 S1_V02N0701
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 W1_H02E0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B7 H02E0301
arc: C0 W1_H02E0601
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 V00B0000
arc: D7 V02N0401
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: M2 H02E0601
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: N3_V06N0303 F6
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 1101110010001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C41:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A3 W1_H02E0701
arc: B0 H02E0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: C0 N1_V01S0100
arc: C2 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 E1_H02W0301
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1111110011110000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1110111000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C42:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0701
arc: A6 H02W0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02S0701
arc: B6 N1_V01S0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: D6 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C43:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02W0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: A0 F5
arc: A5 V00T0100
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B3 E1_H02W0101
arc: B5 W1_H02E0101
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C3 W1_H02E0401
arc: C5 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D5 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 0011000100100000
word: SLICEA.K0.INIT 1010110011111100
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000110011111111
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C44:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V01N0001
arc: A0 W1_H02E0501
arc: B0 H02W0301
arc: B2 H02E0101
arc: C0 E1_H02W0401
arc: C2 H00L0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02W0001
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00B0100
arc: M1 H02E0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 Q1
arc: V00T0000 F0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000111000000100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C45:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H01E0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: A0 F5
arc: A2 H02W0701
arc: B0 V02N0101
arc: B2 V02S0301
arc: B5 H02E0301
arc: C0 V02N0601
arc: C2 H02W0401
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 H02E0001
arc: D5 S1_V02N0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M2 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F0
arc: S1_V02S0001 Q0
arc: S1_V02S0401 Q6
arc: V00T0000 F2
word: SLICEC.K1.INIT 0000000011110011
word: SLICEA.K0.INIT 1010110011111100
word: SLICEB.K0.INIT 0000101000001100
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 W1_H02E0501
arc: A6 N1_V01S0100
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02S0701
arc: B6 V02N0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 H01E0001
arc: C6 N1_V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02W0501
arc: S1_V02S0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000110010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C47:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 W1_H02E0701
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A2 V00T0000
arc: A4 F5
arc: A5 Q5
arc: A6 V02N0101
arc: B0 S1_V02N0101
arc: B1 Q1
arc: B2 E1_H01W0100
arc: B4 H00L0000
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: C0 N1_V01N0001
arc: C2 V02N0401
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 V02S0001
arc: CE0 H00L0100
arc: CE1 W1_H02E0101
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 V02N0001
arc: D4 F0
arc: D5 H02W0001
arc: D6 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H01W0000 F6
arc: H01W0100 F2
arc: M1 H00R0100
arc: M2 V00B0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F1
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0000000010100010
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1100111111000101
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C48:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06N0203
arc: E3_H06E0203 V01N0001
arc: H00L0000 E1_H02W0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 V01N0101
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 V02S0301
arc: A6 S1_V02N0101
arc: A7 E1_H02W0701
arc: B1 F3
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B4 V01S0000
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 V01S0000
arc: C1 F4
arc: C3 H00L0100
arc: C4 E1_H02W0601
arc: C5 H02W0401
arc: C6 V02S0201
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: S1_V02S0201 Q2
arc: S3_V06S0003 F0
arc: V01S0000 Q7
arc: V01S0100 Q4
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 0011001101010101
word: SLICEB.K0.INIT 0101010100110011
word: SLICED.K0.INIT 0001001100010000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0111111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C49:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E3_H06E0203 V01N0001
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0701 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0701
arc: A2 H02W0501
arc: A7 E1_H01W0000
arc: B0 V02N0101
arc: B2 S1_V02N0301
arc: B3 H02E0301
arc: B7 H01E0101
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: C3 H00L0000
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 F0
arc: D3 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1111010111001100
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1110111011001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0011000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R29C50:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H02W0701
arc: A0 F5
arc: A1 E1_H02W0501
arc: A2 E1_H01E0001
arc: A3 E1_H02W0501
arc: A4 H02W0501
arc: A5 Q5
arc: B0 H02W0301
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B6 F3
arc: C0 H02W0401
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 F4
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 F2
arc: D2 F0
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 E1_H02W0001
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q3
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M1 H02E0001
arc: M2 V00T0000
arc: M3 H00L0100
arc: M5 H00L0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: S1_V02S0601 F6
arc: S3_V06S0203 Q7
arc: V01S0000 Q5
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1100110011110101
word: SLICEB.K0.INIT 0000010000000111
word: SLICEA.K1.INIT 0000000010110000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C51:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H02W0701
arc: A0 V02N0501
arc: C0 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R29C52:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 V01N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 E1_H02W0601
arc: V00T0100 V02N0501
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 V00B0000
arc: B1 V01N0001
arc: B2 H00L0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 S1_V02N0201
arc: C6 W1_H02E0401
arc: C7 V02N0001
arc: CE0 E1_H02W0101
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0001
arc: D2 S1_V02N0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0001
arc: D6 V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 Q0
arc: M0 V00T0100
arc: M2 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: N1_V02N0101 F3
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F6
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q6
arc: S1_V02S0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00B0000 Q6
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0001 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C53:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 H01E0101
arc: A1 F5
arc: A3 V01N0101
arc: A5 Q5
arc: A7 H02E0701
arc: B1 F3
arc: B3 Q3
arc: B5 S1_V02N0701
arc: B7 V02N0501
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: C2 W1_H02E0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 V02N0001
arc: C7 E1_H02W0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H02W0201
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: D6 E1_H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: M1 H00L0100
arc: M3 E1_H02W0201
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0201 F0
arc: N1_V02N0601 F4
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: V00T0100 Q1
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R29C54:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H01E0001
arc: A4 V00T0000
arc: A5 V00T0100
arc: B0 H01W0100
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: C0 S1_V02N0401
arc: C4 Q4
arc: C5 V02N0001
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D4 H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 Q5
arc: H01W0000 F0
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q1
arc: V00T0000 Q2
arc: V00T0100 Q3
word: SLICEC.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C55:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V06N0303
arc: H00L0000 H02W0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0301
arc: A0 H00L0000
arc: A2 E1_H02W0501
arc: A3 V02N0701
arc: A4 E1_H01W0000
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 F5
arc: B0 H01W0100
arc: B2 H00R0100
arc: B3 E1_H01W0100
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 F3
arc: B7 V00T0000
arc: C0 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 E1_H02W0601
arc: C4 W1_H02E0601
arc: C5 H02W0601
arc: C6 V02S0201
arc: C7 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D6 V02S0601
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q0
arc: V00B0100 F7
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0001000000010101
word: SLICED.K1.INIT 0101000100000000
word: SLICEB.K0.INIT 0000101000001000
word: SLICEA.K0.INIT 1111111111111101
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C56:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V02N0601
arc: A0 E1_H02W0501
arc: B0 V00B0000
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: E1_H02E0001 F0
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M1 H00L0000
arc: M3 E1_H02W0201
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: S1_V02S0301 Q1
arc: V01S0100 Q1
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0101010001010000
word: SLICEA.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C57:PLC2
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 V01N0101
arc: A4 V02N0301
arc: A7 N1_V01S0100
arc: B2 S1_V02N0301
arc: B7 V02S0701
arc: C2 H00L0100
arc: C4 V00T0000
arc: C7 F4
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D2 V00T0100
arc: D4 V00B0000
arc: D7 V02S0401
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: E3_H06E0303 Q6
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: W1_H02W0601 Q6
word: SLICEB.K0.INIT 0011111111111111
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111100011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C58:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 V01N0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: A3 V02S0701
arc: B0 V02N0301
arc: B1 V02S0301
arc: C0 V02N0401
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 F2
arc: D2 N1_V01S0000
arc: D3 F0
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0301 F1
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1111111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R29C59:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 E1_H01W0000
arc: A0 F7
arc: A1 H01E0001
arc: A3 V02N0501
arc: A4 F5
arc: A5 V02N0101
arc: A6 F5
arc: B0 V01N0001
arc: B2 E1_H01W0100
arc: B3 H02W0301
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: B7 S1_V02N0701
arc: C0 F4
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: V00B0100 F7
arc: V01S0100 F1
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 1110111011100000
word: SLICEA.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0100010001000101
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000010100000101
word: SLICEA.K0.INIT 0000000111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C60:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: A1 H02E0501
arc: A5 E1_H01W0000
arc: A6 V02N0301
arc: B0 S1_V02N0301
arc: B4 F3
arc: B5 S1_V02N0701
arc: B6 W1_H02E0101
arc: B7 S1_V02N0701
arc: C0 V02N0601
arc: C1 H00L0000
arc: C2 E1_H02W0401
arc: C3 E1_H01W0000
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: D5 F2
arc: D6 W1_H02E0201
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0301 F1
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F4
arc: H01W0100 F3
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F7
arc: V01S0100 F4
arc: W1_H02W0001 F2
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0101010100000101
word: SLICEC.K1.INIT 0000100001000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0000010011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C61:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0201
arc: W1_H02W0401 V02N0401
arc: A0 V02N0701
arc: A1 F7
arc: A2 F5
arc: A3 F5
arc: A6 V02S0101
arc: A7 H00L0000
arc: B0 V00T0000
arc: B2 H00R0100
arc: B5 H01E0101
arc: B6 H02W0301
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 E1_H02W0601
arc: C2 F4
arc: C4 V01N0101
arc: C5 W1_H02E0601
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 N1_V01S0000
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D5 S1_V02N0601
arc: D6 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F2
arc: V01S0000 F6
arc: V01S0100 F3
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K0.INIT 0011010100111111
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1101000011110000
word: SLICEC.K1.INIT 0000000000111111
word: SLICED.K1.INIT 0000000000100000
word: SLICEA.K1.INIT 0101111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R29C62:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 N1_V02S0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V02N0601
arc: A1 H00L0000
arc: A2 F5
arc: A4 V00B0000
arc: A7 W1_H02E0501
arc: B1 V02S0301
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 H02E0601
arc: C2 F4
arc: C4 V02S0001
arc: C5 V02N0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D4 H02E0201
arc: D5 V02N0401
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: V01S0000 F1
arc: V01S0100 F2
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 0101000001110000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1111101000000000
word: SLICEB.K0.INIT 0000010100000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0010001000101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C63:PLC2
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V02N0601

.tile R29C64:PLC2
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: C5 V02N0201
arc: CLK0 G_HPBX0600
arc: D5 S1_V02N0601
arc: F5 F5_SLICE
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: V00B0100 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 0000111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C65:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R29C66:PLC2
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301

.tile R29C68:PLC2
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501

.tile R29C71:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R29C77:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R29C83:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R29C89:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R2C116:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S1_V02N0401

.tile R2C117:PLC2
arc: N1_V02N0201 H02E0201
arc: W1_H02W0201 S3_V06N0103

.tile R2C119:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 S1_V02N0501

.tile R2C120:PLC2
arc: N1_V02N0401 S3_V06N0203

.tile R2C121:PLC2
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 S1_V02N0701

.tile R2C122:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0501
arc: W1_H02W0201 S3_V06N0103

.tile R2C12:PLC2
arc: N1_V01N0101 S3_V06N0203

.tile R2C44:PLC2
arc: A0 F5
arc: B0 V02N0101
arc: B5 V01S0000
arc: C5 V02N0201
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0001
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1110111000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R2C45:PLC2
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02N0001
arc: A3 H01E0001
arc: A4 V00B0000
arc: A7 V02N0101
arc: B0 S1_V02N0301
arc: B2 V01N0001
arc: B5 V02N0701
arc: B6 E1_H02W0101
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C46:PLC2
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V06N0303
arc: B0 E1_H01W0100
arc: B1 H02W0301
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: V01S0000 F1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C47:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: A1 H00L0000
arc: A2 F7
arc: A7 H00L0000
arc: B1 V02N0301
arc: C1 V02N0401
arc: C2 V02N0601
arc: C7 H01E0001
arc: CLK0 G_HPBX0200
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 F0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R2C48:PLC2
arc: E1_H02E0601 H01E0001
arc: H00L0000 E1_H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: V00T0100 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: A2 V02N0501
arc: B0 H02W0101
arc: B3 V01N0001
arc: B4 V02N0701
arc: C0 F4
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 H00L0000
arc: C4 H02W0601
arc: C6 H02W0401
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0200
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 F0
arc: D4 V02N0601
arc: D6 H01W0000
arc: E1_H01E0001 Q2
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F3
arc: H01W0100 F0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q4
arc: V01S0100 F3
word: SLICEB.K0.INIT 0101000000000000
word: SLICEC.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1100000011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1

.tile R2C49:PLC2
arc: E1_H02E0401 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H01E0001
arc: V00B0100 V02N0101
arc: W1_H02W0601 V01N0001
arc: A0 F7
arc: A2 F5
arc: A4 V02N0101
arc: A5 F7
arc: B1 S1_V02N0301
arc: B2 V01N0001
arc: B4 F1
arc: B5 V01S0000
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 H02W0601
arc: C3 F4
arc: C4 V01N0101
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F1
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q2
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111101010000
word: SLICEC.K1.INIT 1111000010110000
word: SLICEB.K0.INIT 0100010101010101
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1100000010000000
word: SLICEA.K1.INIT 0000000000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R2C50:PLC2
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 V02N0601
arc: A3 E1_H02W0501
arc: B0 V02N0101
arc: B3 H00R0100
arc: C0 H02E0401
arc: C2 H00R0100
arc: C3 V02N0401
arc: CE3 H02E0101
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D2 F0
arc: D3 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 W1_H02E0601
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: V01S0100 Q7
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0011000000000000
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111100000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C51:PLC2
arc: S1_V02S0201 W1_H02E0201
arc: W1_H02W0501 V02N0501

.tile R2C52:PLC2
arc: S1_V02S0101 H06E0103
arc: S3_V06S0103 H06E0103
arc: W1_H02W0501 V02N0501

.tile R2C53:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003

.tile R2C54:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 E1_H01W0100
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: A1 H00L0000
arc: A3 V00T0000
arc: A4 N1_V01N0101
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 H02E0301
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: CLK0 G_HPBX0200
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 V01N0001
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F2
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1111110111110101
word: SLICEB.K0.INIT 1100111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000011000
word: SLICEB.K1.INIT 1110111011100110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R2C55:PLC2
arc: E1_H02E0401 V01N0001
arc: H01W0000 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: A0 F7
arc: A2 F5
arc: A3 F7
arc: A4 F5
arc: A6 V00T0100
arc: A7 V00T0100
arc: B0 H02W0301
arc: B1 F3
arc: B3 H02W0301
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: C2 N1_V01N0001
arc: C3 F6
arc: C5 V01N0101
arc: C6 H02E0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: D5 W1_H02E0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q4
word: SLICEC.K0.INIT 1010101011111111
word: SLICED.K0.INIT 0000000001000000
word: SLICEB.K1.INIT 0000111100000111
word: SLICEA.K1.INIT 1111111111110011
word: SLICEB.K0.INIT 1111111110101111
word: SLICEA.K0.INIT 0000010100000111
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C56:PLC2
arc: E1_H02E0001 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: V00B0000 W1_H02E0601
arc: W1_H02W0301 W3_H06E0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: A3 H01E0001
arc: A6 H00L0000
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0101
arc: B3 H02E0301
arc: B6 H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C6 H02E0401
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 H02E0201
arc: D6 V00B0000
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M0 E1_H02W0601
arc: M2 E1_H02W0601
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 1111110011111111
word: SLICEB.K1.INIT 1111110110111101
word: SLICED.K0.INIT 0001000010100000
word: SLICEA.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 0000000000010010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R2C57:PLC2
arc: E3_H06E0003 W1_H02E0001
arc: C1 S1_V02N0401
arc: D1 V02N0201
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: W1_H02W0101 F1
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R2C58:PLC2
arc: W1_H02W0601 H01E0001
arc: D1 W1_H02E0001
arc: F1 F1_SLICE
arc: N1_V01N0101 F1
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R2C60:PLC2
arc: E1_H02E0701 W3_H06E0203

.tile R2C61:PLC2
arc: H01W0000 W3_H06E0103
arc: D4 H01W0000
arc: F4 F4_SLICE
arc: N1_V01N0101 F4
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R2C62:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303

.tile R2C63:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: D3 H02E0201
arc: E1_H01E0101 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R2C64:PLC2
arc: N1_V02N0701 H01E0101

.tile R2C68:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C69:PLC2
arc: H01W0000 W3_H06E0103
arc: D5 H01W0000
arc: F5 F5_SLICE
arc: N1_V01N0101 F5
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R2C74:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C80:PLC2
arc: N1_V02N0501 W3_H06E0303

.tile R30C100:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R30C101:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R30C103:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R30C106:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R30C107:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R30C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R30C110:PLC2
arc: E3_H06E0003 H01E0001

.tile R30C112:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R30C113:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: S1_V02S0301 H06E0003
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0501
arc: A1 F5
arc: A5 V00T0100
arc: B1 V01N0001
arc: B5 V02N0701
arc: C1 E1_H01W0000
arc: C5 V01N0101
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 Q2
arc: D5 V02N0601
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F1
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 Q2
arc: S3_V06S0103 F1
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111111111011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C114:PLC2
arc: H00L0000 V02N0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H01E0001
arc: A1 V01N0101
arc: A2 V02N0501
arc: B1 V02N0301
arc: B2 V01N0001
arc: C1 H00L0000
arc: C2 V02N0401
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: M0 V00T0000
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C115:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003

.tile R30C116:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R30C118:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0701 H06E0203

.tile R30C119:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 W3_H06E0003

.tile R30C121:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0303 H06E0303

.tile R30C122:PLC2
arc: E3_H06E0103 H01E0101

.tile R30C123:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R30C124:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303

.tile R30C15:PLC2
arc: E1_H02E0601 E3_H06W0303

.tile R30C16:PLC2
arc: H00L0000 S1_V02N0201
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: A0 H00L0000
arc: B0 H02W0301
arc: C0 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000110100001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C17:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 E1_H02W0301
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: B4 V00B0100
arc: B6 V00B0100
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: V00B0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0010001000000010
word: SLICEC.K1.INIT 1010101000001010
word: SLICED.K0.INIT 0011001100000011
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C18:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V06S0203
arc: H00R0000 V02N0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 S1_V02N0601
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 V02N0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
word: SLICEA.K0.INIT 1110010010100000
word: SLICEA.K1.INIT 1110010011110101
word: SLICEB.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R30C19:PLC2
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 V06N0203
arc: A1 H00L0100
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: B1 Q1
arc: B3 Q3
arc: B4 V00B0100
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 Q4
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: S1_V02S0401 F4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00B0100 Q5
arc: V00T0100 Q1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 0000010010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R30C20:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 S3_V06N0003
arc: A0 V02S0701
arc: A3 V02S0701
arc: A5 F7
arc: B0 V02S0101
arc: B3 V02S0101
arc: B5 N1_V02S0501
arc: B7 N1_V01S0000
arc: C0 H02W0601
arc: C3 H02W0401
arc: C5 N1_V02S0001
arc: D0 V02S0001
arc: D3 V02S0001
arc: D5 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0301 F1
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M4 V00T0000
arc: S3_V06S0203 F7
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000010010000100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000010000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C21:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 V06S0103
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0003 H06W0003
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 V02S0501
arc: W3_H06W0303 S3_V06N0303
arc: A0 F7
arc: A4 N1_V01S0100
arc: A6 V02S0101
arc: A7 Q7
arc: B0 W1_H02E0101
arc: B3 V01N0001
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: B6 V00B0000
arc: B7 N1_V01S0000
arc: C0 H00L0000
arc: C2 V02N0601
arc: C3 F4
arc: C4 Q4
arc: C6 V00T0100
arc: C7 V00T0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 N1_V02S0001
arc: D3 H01E0101
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M4 H02E0401
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F0
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V01S0000 F5
arc: V01S0100 F7
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0111111111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100110011
word: SLICEC.K0.INIT 0001000000000000
word: SLICED.K1.INIT 0000000000000100
word: SLICED.K0.INIT 0000000001000000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R30C22:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: W3_H06W0003 E1_H01W0000
arc: A2 N1_V02S0701
arc: A6 F5
arc: A7 F5
arc: B2 H02E0301
arc: B7 W1_H02E0301
arc: C2 H02E0401
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 V00B0100
arc: D2 H00R0000
arc: D5 H00R0100
arc: D6 F2
arc: D7 F2
arc: E1_H01E0101 F7
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0000
arc: N1_V01N0001 F7
arc: V01S0000 F6
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0001001100110011
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R30C23:PLC2
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: V00T0100 H02E0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: B0 H02E0301
arc: C0 H02E0601
arc: D0 N1_V02S0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 V02S0501
arc: B7 N1_V01S0000
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 V02N0001
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: S3_V06S0003 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0000000001010101
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 0000000001010101
word: SLICEC.K0.INIT 0100010101000101
word: SLICEC.K1.INIT 0000010101000101
word: SLICED.K0.INIT 0001010100000101
word: SLICED.K1.INIT 0000010101000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C25:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H06E0003
arc: S1_V02S0001 H02W0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: A1 F7
arc: A7 H00R0000
arc: B1 V01N0001
arc: B7 S1_V02N0501
arc: C1 E1_H01W0000
arc: C4 V02N0201
arc: C7 V02N0201
arc: D0 V00B0100
arc: D1 H02E0201
arc: D4 H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00B0100 F7
word: SLICED.K1.INIT 0011001000000010
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1110111011111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C26:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 H01E0101
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V02S0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B6 W1_H02E0101
arc: C0 H02W0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 S1_V02N0201
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: D6 E1_H01W0100
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F0
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M5 H02W0001
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: V01S0000 Q5
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000110000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R30C27:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0101
arc: A7 V02N0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V02S0701
arc: B6 H02W0301
arc: B7 V00B0000
arc: C0 H00R0100
arc: C1 E1_H02W0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V02S0001
arc: C5 W1_H02E0601
arc: C7 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 W1_H02E0001
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00T0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011111110
word: SLICED.K0.INIT 1111111111001100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R30C28:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06S0203
arc: A2 V01N0101
arc: A5 N1_V01S0100
arc: B0 V02N0301
arc: B2 F3
arc: B5 V02N0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 W1_H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 H01E0001
arc: C6 H02E0601
arc: C7 F4
arc: D0 V02N0001
arc: D1 F2
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 W1_H02E0001
arc: D5 H00R0100
arc: D6 H02E0201
arc: D7 S1_V02N0401
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: S3_V06S0003 F0
arc: V00B0000 F4
word: SLICEC.K1.INIT 1011100000000000
word: SLICEB.K0.INIT 0000000100000011
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000011110000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111110011111111
word: SLICEA.K1.INIT 1111111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R30C29:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 H02E0501
arc: B0 N1_V02S0101
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1110111010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C30:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V02S0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 E1_H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V02S0201
arc: C5 H02W0401
arc: CE2 H00L0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: LSR1 E1_H02W0301
arc: M4 H02E0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C31:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: B1 V00T0000
arc: B5 V02S0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C5 E1_H02W0601
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D5 E1_H02W0201
arc: E1_H01E0001 F0
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: M0 H02W0601
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0501 F5
word: SLICEC.K1.INIT 0000000000001100
word: SLICEA.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 1100110011101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C32:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0100 H02W0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 H02W0501
arc: A3 N1_V02S0501
arc: B0 S1_V02N0301
arc: B1 H02W0301
arc: B3 E1_H02W0301
arc: C1 V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 H02W0601
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 F1
arc: S1_V02S0501 Q7
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0010001011101110
word: SLICEA.K1.INIT 1111101011011000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111010001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C33:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 V01N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: B0 V02N0101
arc: B1 E1_H02W0101
arc: C0 E1_H01W0000
arc: C1 V02S0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 1111111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C34:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A6 H02E0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V02N0701
arc: B6 V00T0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 V02S0001
arc: CE1 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 S1_V02N0401
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR1 H02W0501
arc: M3 H00R0000
arc: MUXCLK1 CLK1
arc: V01S0000 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010001010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R30C35:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06W0103
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02N0501
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 H02W0301
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: C0 H02W0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 F2
word: SLICEC.K0.INIT 0000000000110000
word: SLICEA.K0.INIT 1111110010101010
word: SLICEB.K0.INIT 1000111010101111
word: SLICEB.K1.INIT 1000010010100101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: A1 H02W0501
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: A6 E1_H01W0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B3 H02E0101
arc: B4 H02E0301
arc: B6 S1_V02N0701
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 F4
arc: C4 V02N0201
arc: C6 V00T0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 V02N0401
arc: D6 H00R0100
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: LSR0 E1_H02W0301
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0101 Q3
arc: S3_V06S0103 F2
arc: V00T0000 F0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111000010110000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1111111110001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C37:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: V00B0100 H02W0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 W1_H02E0501
arc: A7 N1_V01N0101
arc: B1 N1_V02S0301
arc: B2 H02E0101
arc: B3 H02E0101
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C1 S1_V02N0401
arc: C3 E1_H02W0401
arc: C5 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 H00R0000
arc: D5 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F5
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 H02E0401
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1110110111100101
word: SLICED.K1.INIT 0000000000111000
word: SLICEB.K0.INIT 0001000100010001
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C38:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0001
arc: H00R0100 H02W0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 V01N0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: B1 H02W0301
arc: B3 N1_V02S0301
arc: B4 H00L0000
arc: B5 V00B0100
arc: C1 N1_V02S0401
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 N1_V02S0001
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: S1_V02S0001 F0
arc: V01S0100 Q1
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1101111100000000
word: SLICEC.K0.INIT 1110010011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C39:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 V06N0303
arc: H00L0000 W1_H02E0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06N0303
arc: W3_H06W0103 S3_V06N0103
arc: A0 E1_H01E0001
arc: A2 V01N0101
arc: A3 S1_V02N0501
arc: A4 H02W0701
arc: B3 V01N0001
arc: B4 H00L0000
arc: C0 H02W0601
arc: C2 H00R0100
arc: C4 E1_H02W0601
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q6
arc: M2 V00T0000
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N3_V06N0003 F0
arc: N3_V06N0203 Q7
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1110010011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C40:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 V02N0101
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 V02N0101
arc: B3 E1_H02W0301
arc: B5 V00B0100
arc: C0 H00L0000
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE3 V02N0601
arc: CLK0 G_HPBX0400
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00L0100
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1100101011001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 V06N0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 V06N0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00B0000
arc: A6 W1_H02E0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 N1_V02S0501
arc: B6 V02N0701
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: CE1 S1_V02N0201
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02E0001
arc: D6 S1_V02N0601
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR1 V00T0100
arc: M3 H00L0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 F6
arc: N1_V02N0401 F6
arc: N3_V06N0003 Q3
arc: V01S0000 Q6
arc: V01S0100 Q6
word: SLICED.K0.INIT 1111010111001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C42:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H02W0001
arc: A0 V02N0501
arc: A2 F5
arc: A3 F5
arc: A5 N1_V02S0301
arc: B0 V00B0000
arc: B3 E1_H01W0100
arc: B5 V02N0501
arc: C0 H00L0000
arc: C3 S1_V02N0601
arc: C5 V02S0201
arc: D0 H00R0000
arc: D3 H02E0201
arc: D5 V02N0601
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0000
arc: M2 V00B0100
arc: S1_V02S0001 F2
word: SLICEC.K1.INIT 0000000011100010
word: SLICEA.K0.INIT 0000000011011000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010101010101010
word: SLICEB.K1.INIT 1111111010101110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00T0100
arc: B0 V00T0000
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 N1_V02S0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 V00B0100
arc: CE1 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: H01W0100 F0
arc: LSR1 W1_H02E0301
arc: M3 H02E0201
arc: MUXCLK1 CLK1
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R30C44:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H01E0001
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00L0100
arc: A2 F5
arc: A4 H02E0501
arc: A5 Q5
arc: A6 V02N0301
arc: A7 H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 V02N0101
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B6 H02E0301
arc: B7 V02N0701
arc: C0 F4
arc: C1 F4
arc: C2 V02N0401
arc: C4 W1_H02E0401
arc: C5 V02N0001
arc: C6 Q6
arc: C7 V02N0001
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V00B0100
arc: D4 V01N0001
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H02E0401 F6
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: S3_V06S0103 Q2
arc: V00B0100 F7
arc: V01S0000 Q5
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1110111110101111
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R30C45:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02N0301
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 W3_H06E0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02E0501
arc: A3 V02N0501
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 F3
arc: B3 H02E0301
arc: B6 H02E0101
arc: B7 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02E0401
arc: C3 E1_H02W0601
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 H02E0201
arc: D6 F2
arc: D7 F2
arc: E1_H01E0101 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S3_V06S0103 F2
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 1110010101000000
word: SLICED.K1.INIT 1110111101001010
word: SLICEA.K0.INIT 1110001100100000
word: SLICEA.K1.INIT 1110111100101100
word: SLICEB.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 1110111111001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R30C46:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601

.tile R30C47:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06E0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A1 V02S0501
arc: A3 H00L0100
arc: A7 V00T0100
arc: B1 V00T0000
arc: B3 E1_H01W0100
arc: B7 V01S0000
arc: C1 S1_V02N0601
arc: C3 E1_H02W0401
arc: C7 S1_V02N0201
arc: CE0 H00L0000
arc: CE1 V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D3 V02N0001
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q3
arc: S3_V06S0003 F0
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q1
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C48:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: A0 H02W0701
arc: A5 H02W0701
arc: A7 V00T0100
arc: B0 V00B0000
arc: B5 H01E0101
arc: B7 V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C5 V00T0100
arc: C7 S1_V02N0001
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D5 H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0201 Q2
arc: W1_H02W0701 F7
word: SLICEC.K1.INIT 0000010000010101
word: SLICEA.K0.INIT 1101111111010000
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C49:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 E1_H02W0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0701
arc: A2 H01E0001
arc: B0 H00R0100
arc: B2 V02N0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02E0201
arc: D2 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: LSR0 W1_H02E0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: S3_V06S0103 Q2
word: SLICEA.K0.INIT 1111101000111010
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1110111011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R30C50:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H02W0701
arc: A1 F7
arc: A4 F5
arc: A5 W1_H02E0501
arc: A6 E1_H01W0000
arc: A7 E1_H01W0000
arc: B1 E1_H01W0100
arc: B4 H00L0000
arc: B6 H02W0301
arc: B7 N1_V01S0000
arc: C1 V02N0601
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 E1_H02W0201
arc: D4 H00L0100
arc: D5 V01N0001
arc: D6 S1_V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 H02W0601
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q4
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000010110101111
word: SLICEC.K0.INIT 0000000000101110
word: SLICED.K0.INIT 0000101100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1101000001010000
word: SLICED.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C51:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H01E0001
arc: A2 F7
arc: A3 V02N0501
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A7 S1_V02N0101
arc: B0 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 Q3
arc: B4 V02N0501
arc: B5 V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 H02W0401
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D2 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D7 V01N0001
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M1 H00L0000
arc: M3 W1_H02E0201
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W1_H02W0401 Q6
word: SLICEB.K1.INIT 0001000101010000
word: SLICEC.K0.INIT 0101000100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1100110011110101
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C52:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: A1 F5
arc: A6 W1_H02E0701
arc: B0 F3
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 F3
arc: B5 F3
arc: B6 E1_H02W0101
arc: B7 S1_V02N0501
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 W1_H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H02E0001
arc: M3 H00R0100
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00T0100 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000110000111111
word: SLICEB.K1.INIT 1100000011000000
word: SLICEC.K0.INIT 0000000000001100
word: SLICEB.K0.INIT 0000000011000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C53:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0501
arc: A1 W1_H02E0701
arc: A2 S1_V02N0701
arc: A3 E1_H02W0501
arc: A4 F5
arc: A5 N1_V01N0101
arc: A6 F7
arc: A7 H02E0701
arc: B0 V01N0001
arc: B1 H01W0100
arc: B2 H02W0301
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 F3
arc: B6 V00T0000
arc: B7 E1_H02W0101
arc: C0 H02E0601
arc: C1 H00R0100
arc: C2 N1_V02S0401
arc: C4 Q4
arc: C5 S1_V02N0201
arc: C6 V02N0001
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 H02W0201
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: S1_V02S0201 Q2
arc: S1_V02S0601 F6
arc: V00B0000 F4
arc: V00T0000 Q2
arc: V01S0000 F1
word: SLICEB.K1.INIT 0010001001110111
word: SLICEC.K1.INIT 0000000001011100
word: SLICEC.K0.INIT 0101000100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1100111111000101
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C54:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 N1_V02S0501
arc: A3 V02N0501
arc: B1 V02N0101
arc: B2 E1_H02W0301
arc: B3 Q3
arc: C0 H00L0000
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: C3 H02E0401
arc: CE0 H00L0100
arc: CE1 V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D3 W1_H02E0001
arc: E1_H01E0001 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: M3 H00R0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q7
arc: N1_V02N0101 F1
word: SLICEB.K0.INIT 1011000000000000
word: SLICEA.K0.INIT 0101000011111111
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C55:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0501
arc: A2 V00T0000
arc: A5 H02E0501
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B2 H02E0101
arc: B5 H00R0000
arc: B7 V02N0701
arc: C0 E1_H02W0401
arc: C2 N1_V01N0001
arc: C5 E1_H01E0101
arc: C7 V02S0001
arc: CE0 H00L0100
arc: CE1 H00L0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V02N0001
arc: D5 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M2 H02W0601
arc: M4 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0011000000110010
word: SLICEA.K0.INIT 1111110011101100
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000001110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C56:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02E0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: A1 H02E0701
arc: A4 V02N0101
arc: A5 N1_V01N0101
arc: B1 Q1
arc: B4 H02E0301
arc: B5 E1_H02W0301
arc: C1 E1_H01W0000
arc: C4 E1_H02W0601
arc: C5 F4
arc: CE0 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: M0 H02W0601
arc: M1 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0501 F5
arc: S1_V02S0001 F0
arc: V01S0000 Q6
word: SLICEC.K0.INIT 0000011100000010
word: SLICEC.K1.INIT 0000000000001011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C57:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H02W0601
arc: A1 V01N0101
arc: A3 H02W0501
arc: B1 H00R0100
arc: B2 V01N0001
arc: B3 S1_V02N0301
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C3 W1_H02E0401
arc: CE1 H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: E1_H01E0101 Q2
arc: E1_H02E0001 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q7
arc: LSR0 E1_H02W0301
arc: M0 H02E0601
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0701 Q7
arc: V01S0100 F3
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111101011101
word: SLICEB.K0.INIT 1100111100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R30C58:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A2 V00B0000
arc: A4 V02N0101
arc: A5 V00T0100
arc: A7 H00L0000
arc: B3 V02N0301
arc: B6 H01E0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F4
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C59:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 H02W0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A2 H00L0100
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 H02W0501
arc: B2 H02E0301
arc: B3 V02S0301
arc: B6 E1_H02W0101
arc: C2 N1_V01S0100
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F3
arc: W1_H02W0201 F2
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0101111111111111
word: SLICED.K0.INIT 1111011111111111
word: SLICEB.K1.INIT 1111011111111111
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0001111100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R30C60:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: V00B0000 V02S0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: A1 F5
arc: A3 F7
arc: A5 V00T0000
arc: A7 V02N0101
arc: B0 E1_H02W0301
arc: B4 F1
arc: C0 F4
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: C3 V02S0401
arc: C4 F6
arc: C5 V02S0001
arc: C6 V00T0000
arc: C7 V01N0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 N1_V01S0000
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H00R0100
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0201 Q0
arc: N1_V02N0601 F6
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V00T0000 Q0
arc: V01S0000 F6
arc: V01S0100 F2
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0101000001010000
word: SLICEB.K1.INIT 0000000001010000
word: SLICEC.K0.INIT 0000001100110011
word: SLICEA.K0.INIT 0111111111111111
word: SLICED.K0.INIT 0000000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R30C61:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0100 V02N0501
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H01W0000
arc: A0 V01N0101
arc: A1 V02N0701
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 F5
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B1 E1_H01W0100
arc: B2 F1
arc: B3 H02E0101
arc: B4 H02E0301
arc: B6 H01E0101
arc: B7 E1_H02W0301
arc: C0 N1_V01S0100
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C4 E1_H01E0101
arc: C5 W1_H02E0401
arc: C7 V01N0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V00T0100
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0000 F7
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: S1_V02S0301 F1
arc: V01S0000 Q0
word: SLICED.K0.INIT 1000100000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEB.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 0011000100000000
word: SLICEC.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1011111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R30C62:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: W1_H02W0301 V02N0301
arc: W3_H06W0303 E1_H02W0601
arc: A0 H01E0001
arc: A1 F7
arc: A2 V02N0701
arc: A3 V00B0000
arc: A5 V02N0301
arc: A7 F5
arc: B1 F3
arc: B2 H00L0000
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 V02N0501
arc: B7 N1_V01S0000
arc: C0 N1_V01S0100
arc: C1 W1_H02E0401
arc: C2 N1_V01N0001
arc: C3 H02E0401
arc: C4 V01N0101
arc: C5 W1_H02E0401
arc: C6 V00T0000
arc: C7 H01E0001
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 H01E0101
arc: D4 F2
arc: D5 F2
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: S1_V02S0101 Q1
arc: V00T0000 F2
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 0000000010100010
word: SLICEA.K0.INIT 1010111111111111
word: SLICED.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0000000000001000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 0000110000001111
word: SLICEA.K1.INIT 0111010111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C63:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 H01E0101

.tile R30C64:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601

.tile R30C65:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R30C67:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R30C68:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: S3_V06S0303 W3_H06E0303

.tile R30C69:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203

.tile R30C70:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R30C71:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R30C73:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R30C76:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R30C77:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R30C79:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R30C82:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R30C83:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R30C85:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R30C88:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R30C89:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R30C91:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R30C94:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R30C95:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R30C97:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R31C112:PLC2
arc: S1_V02S0301 V01N0101

.tile R31C113:PLC2
arc: E1_H02E0301 V01N0101
arc: H00R0000 H02W0601
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: A2 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V02S0301
arc: B3 Q3
arc: B4 V01S0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C114:PLC2
arc: W1_H02W0601 V02S0601
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C115:PLC2
arc: S1_V02S0101 V01N0101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R31C118:PLC2
arc: E1_H02E0701 V02S0701
arc: A0 H02W0701
arc: CE0 V02N0201
arc: CLK0 G_HPBX0500
arc: D0 S1_V02N0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R31C119:PLC2
arc: E1_H02E0301 V02S0301
arc: H00L0000 V02N0201
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0301 V02S0301
arc: A0 H02E0701
arc: A2 V00B0000
arc: A4 V00T0000
arc: A6 H00L0000
arc: A7 V02N0301
arc: B3 V01N0001
arc: B5 H01E0101
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R31C120:PLC2
arc: A1 V01N0101
arc: B0 V01N0001
arc: B2 E1_H01W0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: S1_V02S0001 F0
arc: V01S0100 F1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R31C121:PLC2
arc: C0 S1_V02N0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0500
arc: D0 H01E0101
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R31C122:PLC2
arc: S1_V02S0701 V01N0101

.tile R31C16:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: H00L0000 V02N0201
arc: S1_V02S0001 S3_V06N0003
arc: A0 H00L0000
arc: B0 V02S0301
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111101111111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R31C17:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 H01E0101
arc: H00L0000 V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02N0601
arc: B4 V00B0100
arc: B6 H02E0101
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 N1_V01N0001
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V00B0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 E1_H01W0100
arc: D6 V02N0601
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0101 F3
arc: N3_V06N0203 Q7
arc: V00B0100 Q7
word: SLICED.K0.INIT 1100001100001111
word: SLICED.K1.INIT 1111000000001111
word: SLICEC.K0.INIT 1100110000111100
word: SLICEC.K1.INIT 1111000000001111
word: SLICEB.K0.INIT 1111000000001111
word: SLICEB.K1.INIT 1111000000001111
word: SLICEA.K0.INIT 1111000000001111
word: SLICEA.K1.INIT 1111000000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R31C18:PLC2
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: B0 H01W0100
arc: B1 Q1
arc: C0 N1_V01N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0000 Q2
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0011110011110000
word: SLICEA.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C19:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02S0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 H02W0401
arc: V00T0000 E1_H02W0201
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02S0701
arc: A1 V02S0701
arc: A3 H02W0701
arc: A6 F5
arc: A7 N1_V02S0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 V02S0301
arc: B5 N1_V02S0501
arc: B6 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C3 E1_H01W0000
arc: C4 N1_V02S0201
arc: C5 V02N0001
arc: C6 H02W0401
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V02S0001
arc: D4 H02W0201
arc: D5 H00L0100
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H02E0501 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: M2 V00T0000
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V00B0100 F7
arc: V01S0000 F2
arc: V01S0100 F7
word: SLICED.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0100000000000000
word: SLICEA.K1.INIT 1110000010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEC.K1.INIT 0000000011000000
word: SLICED.K0.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R31C20:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H01E0001
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 N1_V02S0501
arc: A4 V02S0301
arc: A5 H02E0501
arc: A6 F5
arc: A7 H02W0501
arc: B0 H02W0301
arc: B4 H02W0301
arc: B5 V02S0701
arc: B6 N1_V02S0501
arc: C0 V02S0401
arc: C4 V00T0100
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: D0 V00B0100
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F4
word: SLICEC.K1.INIT 0010000010000000
word: SLICED.K0.INIT 0000000001010100
word: SLICEA.K0.INIT 0000000010000100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000010
word: SLICED.K1.INIT 0000000001011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R31C21:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A1 H00L0100
arc: A3 V02S0701
arc: A4 F5
arc: A6 H02W0501
arc: A7 H02E0701
arc: B1 V00T0000
arc: B2 V01N0001
arc: B3 N1_V02S0101
arc: B6 V00B0000
arc: B7 N1_V02S0701
arc: C1 V02N0401
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 V00B0100
arc: C6 S1_V02N0001
arc: C7 H01E0001
arc: D1 F2
arc: D2 V01S0100
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 F3
arc: M0 H02W0601
arc: N1_V01N0001 F4
arc: S1_V02S0501 F5
arc: V01S0000 F5
arc: V01S0100 F7
arc: W1_H02W0201 F2
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000110011
word: SLICED.K1.INIT 0011000100100000
word: SLICED.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 0000001000000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R31C22:PLC2
arc: E3_H06E0303 V01N0101
arc: H00L0000 W1_H02E0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: A2 W1_H02E0501
arc: A4 V02N0101
arc: A7 H00L0000
arc: B0 V00B0000
arc: B2 V02N0301
arc: B4 H01E0101
arc: B7 V02S0701
arc: C0 H02E0401
arc: C2 W1_H02E0401
arc: C3 H00R0100
arc: C4 H02E0601
arc: C7 S1_V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F3
arc: LSR0 H02E0501
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F3
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111110100000000
word: SLICEC.K0.INIT 0000000000010011
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000101000001000
word: SLICEA.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C23:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H01E0101

.tile R31C24:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0601 V01N0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: A0 H00R0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V02N0001
arc: C5 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R31C25:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: N1_V02N0201 H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 V01N0001
arc: S3_V06S0103 H06W0103
arc: V00T0100 H02E0101
arc: W1_H02W0601 V01N0001
arc: A0 V02N0701
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 V02N0101
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0101
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 V02S0001
arc: C7 V02N0001
arc: CE3 H00L0000
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00L0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V02N0501 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000001011111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R31C26:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0601 H06W0303
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 S3_V06N0303
arc: A3 V02S0501
arc: B0 E1_H02W0101
arc: B3 V01N0001
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C3 E1_H02W0601
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D3 W1_H02E0001
arc: D7 H00R0100
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0701 F7
word: SLICEA.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 1000101010000000
word: SLICED.K1.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02W0101
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V01N0101
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 N1_V02S0101
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 N1_V02S0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02E0401
arc: C5 V00T0000
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M2 W1_H02E0601
arc: M3 E1_H02W0201
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: S1_V02S0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R31C28:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0501
arc: M0 H01E0001
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R31C29:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: H00L0100 H02W0301
arc: S1_V02S0301 E3_H06W0003
arc: V00B0100 V02N0101
arc: W1_H02W0201 H01E0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A3 V02N0501
arc: B3 N1_V02S0301
arc: C0 V02S0601
arc: CE0 S1_V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V02N0001
arc: D3 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 F0
arc: H01W0100 F2
arc: M2 V00B0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0501 Q5
arc: S3_V06S0003 F0
arc: V01S0000 Q0
arc: V01S0100 Q5
arc: W1_H02W0001 F0
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1000100011111111
word: SLICEA.K0.INIT 0000111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R31C2:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R31C30:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H02W0701
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W3_H06W0303 E1_H01W0100
arc: A2 F5
arc: A3 V00T0000
arc: A5 F7
arc: A7 S1_V02N0301
arc: B0 E1_H02W0301
arc: B2 F3
arc: B5 V01S0000
arc: C0 H02W0401
arc: C2 V02S0601
arc: C3 H02E0401
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V00B0100
arc: D3 V02S0001
arc: D5 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0701 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000111111001100
word: SLICED.K1.INIT 1111010111110101
word: SLICEB.K1.INIT 0000000001011111
word: SLICEB.K0.INIT 1010111010101010
word: SLICEC.K1.INIT 0000000011101110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C31:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H01E0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A2 F5
arc: A4 H02E0501
arc: A5 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 S1_V02N0301
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 H01E0101
arc: B7 N1_V02S0701
arc: C0 E1_H02W0401
arc: C2 F4
arc: C4 Q4
arc: C5 S1_V02N0001
arc: C7 H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 S1_V02N0001
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111110111110101
word: SLICEC.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1110111110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C32:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0001
arc: H00R0000 H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: A0 F7
arc: A2 F5
arc: A3 F5
arc: A4 N1_V01S0100
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B0 H02E0301
arc: B3 S1_V02N0301
arc: B4 E1_H02W0301
arc: B5 V02N0501
arc: B7 S1_V02N0501
arc: C0 F4
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 V02S0001
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D4 S1_V02N0601
arc: D5 W1_H02E0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: V01S0100 Q0
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111110111110101
word: SLICEC.K0.INIT 0000000000000010
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111110111110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R31C33:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: A1 W1_H02E0701
arc: A2 F7
arc: A3 F7
arc: A4 H02E0701
arc: A6 S1_V02N0301
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H02E0101
arc: B6 S1_V02N0701
arc: B7 H02E0101
arc: C0 F4
arc: C1 F4
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C6 H02E0401
arc: C7 S1_V02N0001
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D6 H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S3_V06S0003 F0
arc: V01S0100 F0
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1101110101010101
word: SLICEB.K1.INIT 1111110111110101
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1110111110101111
word: SLICED.K0.INIT 0000000000010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R31C34:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 V01N0001
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 S3_V06N0003
arc: A0 F5
arc: A2 H00L0100
arc: A3 S1_V02N0701
arc: A4 N1_V02S0301
arc: A5 S1_V02N0301
arc: A6 V02N0301
arc: A7 S1_V02N0301
arc: B0 H02W0301
arc: B3 W1_H02E0301
arc: B4 W1_H02E0101
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V02N0001
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 S1_V02N0001
arc: D3 V01S0100
arc: D4 H02W0201
arc: D5 H01W0000
arc: D6 E1_H01W0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 V00B0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: N3_V06N0103 F2
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 Q3
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1110111111001111
word: SLICED.K0.INIT 1111111110110011
word: SLICED.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111111010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R31C35:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E1_H02W0101
arc: A1 H02E0501
arc: A2 V01N0101
arc: A3 S1_V02N0501
arc: A5 N1_V01S0100
arc: A7 S1_V02N0301
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B3 V01N0001
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B7 S1_V02N0501
arc: C1 E1_H02W0401
arc: C2 W1_H02E0401
arc: C3 N1_V01N0001
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V02S0001
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 F2
arc: D5 F2
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: S3_V06S0203 F4
arc: V01S0000 Q7
arc: V01S0100 Q2
arc: W1_H02W0101 F3
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000101100001000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 1110101011111111
word: SLICED.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R31C36:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A7 H02E0701
arc: B2 H02W0301
arc: B3 H02W0301
arc: B7 V02N0501
arc: C0 H00R0100
arc: C2 H02W0401
arc: C3 H02W0401
arc: C7 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D7 V02N0401
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 F7
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0100000001001100
word: SLICEA.K0.INIT 1111111110100000
word: SLICEB.K0.INIT 0000000000101000
word: SLICEB.K1.INIT 0000001000101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C37:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E1_H01W0000
arc: A1 H00L0000
arc: A2 F5
arc: A3 S1_V02N0501
arc: A4 N1_V01N0101
arc: A5 S1_V02N0301
arc: B0 V00T0000
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B3 S1_V02N0301
arc: B4 H01E0101
arc: B5 H00R0000
arc: C0 F4
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 V02S0401
arc: E1_H02E0001 F2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1110111111001111
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C38:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: A2 H02E0701
arc: A3 S1_V02N0501
arc: A4 E1_H02W0701
arc: A6 F7
arc: A7 H02E0501
arc: B0 V01N0001
arc: B2 V02S0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 H02W0301
arc: B7 V02N0701
arc: C0 H00L0000
arc: C2 E1_H01W0000
arc: C3 V02N0601
arc: C4 N1_V02S0001
arc: C6 V02S0201
arc: C7 V00T0100
arc: CE1 V02N0201
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 H02E0001
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: H01W0100 Q3
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0401 Q4
arc: N3_V06N0003 F0
arc: V00T0100 F3
arc: W1_H02W0601 Q4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111110100000000
word: SLICEB.K1.INIT 0000001010001010
word: SLICED.K1.INIT 0000001000001100
word: SLICED.K0.INIT 0100010101000100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 1111101101000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C39:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 H02E0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V01N0101
arc: W3_H06W0103 E3_H06W0003
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 H02E0701
arc: A5 H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02S0701
arc: B5 N1_V01S0000
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 W1_H02E0601
arc: C5 V00T0100
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H01W0000 F5
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q4
arc: V00B0100 F5
arc: V00T0000 Q0
arc: W3_H06W0003 Q3
word: SLICEC.K1.INIT 0000001010100010
word: SLICEB.K0.INIT 1111011100110001
word: SLICEB.K1.INIT 1100010000110001
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1110111100100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C40:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: A1 E1_H02W0701
arc: A2 E1_H01E0001
arc: A3 V01N0101
arc: A4 H02E0701
arc: B1 V00T0000
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: C1 H02E0601
arc: C4 V02N0001
arc: CE0 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q6
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: M2 V00B0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q1
arc: N3_V06N0203 Q7
arc: V01S0000 F2
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1110111000100010
word: SLICEA.K1.INIT 1101111010000100
word: SLICEC.K0.INIT 1100110011100100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: A0 F5
arc: A1 F5
arc: A2 F7
arc: A3 S1_V02N0501
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B1 E1_H02W0101
arc: B2 F3
arc: B3 S1_V02N0101
arc: B5 H02W0101
arc: B7 H01E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 N1_V01S0100
arc: C5 N1_V02S0001
arc: C7 S1_V02N0001
arc: CE1 W1_H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D5 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q5
arc: S1_V02S0001 F2
arc: S3_V06S0103 Q2
arc: W1_H02W0001 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111111111010101
word: SLICEB.K1.INIT 0000000000010000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110111011101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C42:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 H02W0701
arc: A6 E1_H01W0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02N0701
arc: B6 V00T0000
arc: C0 H00L0100
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 W1_H02E0401
arc: C6 V02S0201
arc: CE1 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0001
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK1 CLK1
arc: V01S0100 F6
word: SLICED.K0.INIT 1100100000001000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R31C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 S1_V02N0101
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B3 H00R0000
arc: B4 V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 N1_V02S0001
arc: C5 V00B0100
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 W1_H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C44:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: A2 F7
arc: A3 F7
arc: A7 V02N0301
arc: B0 V00B0000
arc: B3 W1_H02E0101
arc: B6 H02W0101
arc: B7 N1_V01S0000
arc: C0 N1_V02S0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C6 V00T0000
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 H02E0201
arc: D6 V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: LSR1 H02E0301
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111110011110000
word: SLICED.K0.INIT 1111111111000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111111111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C45:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 F5
arc: A1 F5
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 F3
arc: B3 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: C1 H02E0401
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 Q4
arc: C5 V02N0001
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 N1_V02S0001
arc: D2 H00R0000
arc: D3 N1_V02S0001
arc: D4 N1_V02S0401
arc: D5 H02W0201
arc: E1_H02E0001 Q2
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M4 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F2
arc: S3_V06S0003 F0
arc: V00B0000 Q4
arc: V01S0000 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1101110101010101
word: SLICEA.K1.INIT 1111111111010101
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1110111111001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C46:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 W3_H06E0003
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: A0 V02N0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: B0 W1_H02E0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: C0 N1_V02S0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 V02N0201
arc: D3 V02N0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 H02E0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0201 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111100011111000
word: SLICEB.K0.INIT 1100101100001000
word: SLICEB.K1.INIT 1111101100111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: A3 V00B0000
arc: A4 H02W0501
arc: A5 V02S0301
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: B5 F3
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C5 F4
arc: D3 E1_H02W0201
arc: D4 V02N0401
arc: D5 H02W0201
arc: E1_H02E0701 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
word: SLICEC.K0.INIT 0000110100000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1010101011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R31C48:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: A0 H00L0000
arc: A3 V02S0701
arc: A5 H02E0701
arc: A6 F7
arc: A7 Q7
arc: B0 V01N0001
arc: B3 Q3
arc: B5 V02S0501
arc: B6 H02E0301
arc: C0 V02N0401
arc: C1 H00L0000
arc: C3 N1_V01N0001
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 V02N0001
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: M0 V00B0100
arc: M1 H00L0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: S1_V02S0301 Q1
arc: V00B0100 F5
arc: V01S0000 F3
arc: V01S0100 Q4
arc: W1_H02W0401 F6
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 0101010100001111
word: SLICED.K0.INIT 0000001000110010
word: SLICEC.K1.INIT 0000000000110101
word: SLICEA.K0.INIT 1100111110101010
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C49:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: A0 H02W0701
arc: A2 V01N0101
arc: A4 H02E0501
arc: A5 Q5
arc: A6 E1_H02W0701
arc: A7 F5
arc: B0 V02S0101
arc: B2 V02N0101
arc: B4 V01S0000
arc: B5 H02E0101
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C2 H00L0000
arc: C4 E1_H02W0401
arc: C5 F4
arc: C6 V00T0000
arc: C7 V00B0100
arc: CE0 N1_V02S0201
arc: CE1 H00L0100
arc: CE2 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 H02W0001
arc: D4 E1_H01W0100
arc: D5 F2
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0701 F7
arc: S1_V02S0001 F0
arc: S1_V02S0701 Q7
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0000 Q1
word: SLICEC.K0.INIT 0000000011010000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1011100010111011
word: SLICED.K1.INIT 0000001100010001
word: SLICED.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C50:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0303 E3_H06W0303
arc: A5 F7
arc: A7 E1_H02W0501
arc: B5 V01S0000
arc: C5 W1_H02E0601
arc: C7 V00B0100
arc: CE0 H02E0101
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D5 H02W0201
arc: D7 V02S0401
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F5
arc: M0 E1_H02W0601
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: V00B0100 Q7
arc: V01S0000 Q5
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 0000101001011111
word: SLICEC.K1.INIT 0000001100001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C51:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A1 W1_H02E0701
arc: A3 H02E0701
arc: A4 H02W0701
arc: B1 Q1
arc: B3 Q3
arc: B4 F3
arc: C1 N1_V01S0100
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 N1_V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V02S0201
arc: D3 V00B0100
arc: D4 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q4
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: M1 W1_H02E0001
arc: M3 H00L0100
arc: M4 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: S1_V02S0401 F4
arc: V01S0100 Q7
word: SLICEA.K1.INIT 0001000100000101
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C52:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 H01E0101
arc: A0 V02N0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H00R0000
arc: C0 H02W0401
arc: C2 F4
arc: C4 E1_H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 H02E0001
arc: D4 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR0 H02E0501
arc: M0 H01E0001
arc: M2 V00T0000
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: V01S0100 Q2
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111110001011100
word: SLICEA.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R31C53:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0701
arc: A1 N1_V02S0701
arc: A2 H02E0701
arc: A4 V02S0301
arc: A5 N1_V02S0101
arc: A7 V02N0101
arc: B1 H02E0101
arc: B2 H02E0301
arc: B4 W1_H02E0301
arc: B5 N1_V01S0000
arc: B7 V02S0501
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C4 S1_V02N0001
arc: C5 F4
arc: C6 H01E0001
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H01E0101
arc: D2 V02S0201
arc: D4 V02N0401
arc: D5 F2
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: V00B0000 F6
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0000010000010101
word: SLICEA.K0.INIT 1111101011110000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R31C54:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: H00L0100 V02N0301
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: B0 H00R0100
arc: B3 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 S1_V02N0601
arc: C3 W1_H02E0401
arc: C7 V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D3 V02N0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: S1_V02S0301 F3
arc: S3_V06S0203 F7
word: SLICEA.K0.INIT 0111010101110111
word: SLICED.K1.INIT 0000001100000000
word: SLICEB.K1.INIT 0000000011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R31C55:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 F5
arc: A3 W1_H02E0501
arc: A4 E1_H02W0501
arc: A5 V00T0100
arc: A6 V02N0301
arc: B0 V00T0000
arc: B3 H02W0301
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: B6 V01S0000
arc: C0 E1_H02W0401
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: C5 F4
arc: C6 V02N0201
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 H02W0201
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: V01S0000 Q6
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0001000000010001
word: SLICEC.K1.INIT 0000001010101010
word: SLICEA.K0.INIT 1111111100000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R31C56:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H02W0701
arc: A0 W1_H02E0701
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B0 H01W0100
arc: B2 V02S0101
arc: B3 V02N0301
arc: B5 N1_V01S0000
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CE0 H00L0100
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V02S0201
arc: D3 H02E0001
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q5
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q2
arc: V00T0100 F3
arc: V01S0100 Q1
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1010001000000010
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C57:PLC2
arc: E1_H02E0001 V02N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 V01N0101
arc: A0 F7
arc: A3 F5
arc: A6 F5
arc: A7 F5
arc: B0 E1_H02W0101
arc: B3 N1_V02S0301
arc: B4 E1_H02W0101
arc: C0 V02N0601
arc: C1 H02W0601
arc: C2 F4
arc: C3 V02N0401
arc: C5 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 F2
arc: D2 V01S0100
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 N1_V02S0601
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q1
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1000000010100000
word: SLICED.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0111001111110011
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1111000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R31C58:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0100 H02W0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A1 H01E0001
arc: B5 V01S0000
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C5 H01E0001
arc: CE0 H00L0000
arc: CE1 H00L0100
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D5 H02E0001
arc: E1_H01E0001 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: M4 V00B0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0701 F5
arc: S1_V02S0601 Q6
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 0011111100000000
word: SLICEA.K1.INIT 1111010111110101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R31C59:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A3 V00T0000
arc: A4 F5
arc: A5 H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0501
arc: B0 H02W0101
arc: B2 W1_H02E0101
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: B7 E1_H02W0301
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 H02W0601
arc: C6 V00T0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 F0
arc: D2 S1_V02N0201
arc: D3 F0
arc: D5 H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0401 F6
arc: S1_V02S0401 F4
arc: S3_V06S0203 F4
arc: V01S0000 F1
arc: V01S0100 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0111011111111111
word: SLICEA.K0.INIT 1000100010001000
word: SLICEC.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 0000010100000101
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111111001111
word: SLICEB.K1.INIT 1010000011110000
word: SLICED.K0.INIT 1000000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R31C60:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A3 H02W0501
arc: A4 F5
arc: B0 V01N0001
arc: B3 E1_H02W0101
arc: B5 E1_H02W0301
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: C0 V02S0601
arc: C1 H02E0601
arc: C2 H00R0100
arc: C3 N1_V01S0100
arc: C4 V00B0100
arc: C6 V01N0101
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 V02S0001
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: S1_V02S0401 F6
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000000110011
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000010000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0000001100001111
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R31C61:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02W0501
arc: V00T0100 V02S0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: A1 F7
arc: A2 V02S0701
arc: A3 F7
arc: A5 H02W0501
arc: A6 F5
arc: B0 W1_H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B4 V02S0501
arc: B6 F3
arc: B7 N1_V01S0000
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: C3 H02W0401
arc: C4 H02E0401
arc: C5 H02W0401
arc: C6 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: N1_V02N0401 F6
arc: S1_V02S0701 F5
arc: V00T0000 F2
arc: V01S0000 F3
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0100010000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICED.K0.INIT 0000000100010001
word: SLICEA.K0.INIT 1100110011111100
word: SLICEA.K1.INIT 0000000001111111
word: SLICED.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 1111110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R31C62:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H01E0101
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: A0 H01E0001
arc: A2 V00T0000
arc: A3 F5
arc: A4 V02S0101
arc: A7 F5
arc: B0 H02E0301
arc: B1 V00T0000
arc: B2 H00L0000
arc: B4 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 F4
arc: C5 H02E0601
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: D0 H01E0101
arc: D1 H02E0001
arc: D2 F0
arc: D3 V02S0001
arc: D5 H02E0001
arc: D6 V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: N1_V01N0001 F1
arc: N1_V01N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0701 F5
arc: S3_V06S0303 F6
arc: V01S0000 F3
arc: V01S0100 F6
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0100010001000100
word: SLICEA.K0.INIT 0000111100000111
word: SLICEB.K0.INIT 0000000000001101
word: SLICEA.K1.INIT 0000110000000000
word: SLICED.K1.INIT 0010000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R31C63:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: W1_H02W0001 H01E0001

.tile R31C64:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R31C66:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R31C68:PLC2
arc: N1_V02N0501 S1_V02N0401
arc: S3_V06S0303 W3_H06E0303

.tile R31C69:PLC2
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303

.tile R32C100:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R32C106:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R32C111:PLC2
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100

.tile R32C112:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: A0 H00L0000
arc: A1 E1_H02W0501
arc: A5 V02N0101
arc: A7 F5
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B2 F3
arc: B3 V01N0001
arc: B6 F3
arc: B7 V00B0000
arc: C0 E1_H02W0401
arc: C1 H02W0601
arc: C2 F4
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 F4
arc: C7 V00B0100
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 E1_H02W0201
arc: D6 E1_H01W0100
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F4
arc: H01W0100 F6
arc: N1_V01N0101 F2
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 F1
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0011111111111111
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1000100011000000
word: SLICED.K1.INIT 1110001000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1110001000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R32C113:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V01N0001
arc: H00R0100 V02N0501
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H01E0101
arc: A0 H02W0701
arc: A2 H01E0001
arc: A3 F5
arc: A5 V00B0000
arc: B0 H02E0101
arc: B2 V02N0301
arc: B6 V00B0000
arc: B7 H01E0101
arc: C0 H00R0100
arc: C1 F6
arc: C2 E1_H01W0000
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: C7 F4
arc: CLK0 G_HPBX0500
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0601 F4
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F4
arc: V00B0000 F4
arc: V00T0100 F3
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1111111110101010
word: SLICED.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1110001000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R32C114:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H02W0701
arc: A0 E1_H01E0001
arc: A6 N1_V01N0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B4 F3
arc: B5 W1_H02E0301
arc: C0 V02N0601
arc: C1 F4
arc: C2 H02E0401
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 W1_H02E0401
arc: C7 V01N0101
arc: D0 H02E0201
arc: D1 H02W0001
arc: D2 H01E0101
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: M0 V00B0100
arc: N1_V01N0101 F2
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 F4
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0010000010100000
word: SLICEA.K1.INIT 1111110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R32C115:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 W1_H02E0601
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H02E0601
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: A1 V01N0101
arc: A2 F5
arc: A3 V01N0101
arc: B2 N1_V02S0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 W1_H02E0601
arc: C5 H02W0401
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 H02E0201
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F1
arc: N1_V01N0101 F4
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: W1_H02W0201 F2
arc: W3_H06W0003 F3
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 1011100000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R32C116:PLC2
arc: E1_H02E0101 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C2 H02E0601
arc: C4 V02N0201
arc: C7 V02N0001
arc: D0 H00R0000
arc: D2 F0
arc: D4 V02N0601
arc: D7 F0
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F4
arc: H01W0100 F4
arc: V01S0000 F2
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R32C117:PLC2
arc: E3_H06E0303 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0401
arc: B1 V01N0001
arc: C0 H00L0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: E1_H01E0001 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R32C118:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: W1_H02W0401 W3_H06E0203
arc: A0 H01E0001
arc: B0 E1_H02W0101
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E1_H01E0001 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111111011001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R32C119:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: H00R0100 V02N0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E1_H01W0100
arc: A5 V00T0100
arc: B5 H00R0000
arc: C0 E1_H02W0401
arc: C1 N1_V01S0100
arc: C2 V02S0601
arc: C5 V00T0000
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0500
arc: D0 N1_V01S0000
arc: D1 V02N0201
arc: D2 H02E0201
arc: D5 V01N0001
arc: D6 V02S0401
arc: E1_H02E0001 Q2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q6
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R32C120:PLC2
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 V02N0101
arc: A4 V00T0100
arc: A7 W1_H02E0501
arc: B4 H00L0000
arc: C0 N1_V01S0100
arc: C1 H02W0401
arc: C4 H02W0601
arc: C7 F4
arc: CE0 H02E0101
arc: CLK0 G_HPBX0500
arc: D0 V02N0201
arc: D1 V02S0001
arc: D4 H00R0100
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: V00T0100 Q1
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K1.INIT 0000000001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R32C121:PLC2
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: A1 V02N0701
arc: A4 F5
arc: A6 E1_H01W0000
arc: B1 V01N0001
arc: B3 Q3
arc: B5 H02W0101
arc: B7 H02W0101
arc: C0 H02W0601
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C4 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 F7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0101 Q3
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1111111100110011
word: SLICEC.K0.INIT 1111010111110101
word: SLICEC.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1100110011111111
word: SLICED.K0.INIT 1111111110101010
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R32C122:PLC2
arc: H00R0000 H02E0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 H02E0201
arc: V00T0000 H02E0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 V02N0601
arc: A1 V02N0701
arc: A3 V01N0101
arc: A6 V00T0100
arc: A7 V02N0301
arc: B3 V01N0001
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 S1_V02N0601
arc: C3 H00L0000
arc: C6 V00T0000
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 V02N0201
arc: D6 H02E0001
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: LSR1 H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0501 F7
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 0000000010101010
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K1.INIT 1110111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C123:PLC2
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02N0601

.tile R32C124:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N3_V06N0003 S3_V06N0303

.tile R32C12:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R32C15:PLC2
arc: E1_H02E0601 S3_V06N0303

.tile R32C16:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H02E0601

.tile R32C17:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: A0 V02S0501
arc: A1 V02S0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 H02W0601
arc: D0 V02S0201
arc: D1 H02E0001
arc: D3 V02N0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 V00T0100
arc: N1_V02N0001 F0
arc: V00T0100 F3
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R32C18:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00R0000 V02N0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 S3_V06N0303
arc: A0 H00L0000
arc: B0 V00B0000
arc: C0 N1_V01S0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0110101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C19:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0601 V02N0601
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A5 V02S0101
arc: A6 F7
arc: A7 F5
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H00R0000
arc: B4 H02W0101
arc: B6 N1_V01S0000
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 V01N0101
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0001
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 Q1
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000001100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011111110
word: SLICEC.K1.INIT 0000010100001111
word: SLICED.K1.INIT 0000101000000000
word: SLICED.K0.INIT 0000000010000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C20:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02S0201
arc: A1 V02S0701
arc: A2 N1_V02S0701
arc: A3 S1_V02N0701
arc: A4 E1_H01W0000
arc: A5 H02W0501
arc: A6 S1_V02N0101
arc: B0 F3
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B6 N1_V02S0701
arc: B7 V00B0000
arc: C0 H00R0100
arc: C1 V02S0401
arc: C2 E1_H02W0401
arc: C3 N1_V02S0401
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 V00T0000
arc: C7 S1_V02N0201
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 H02W0001
arc: D4 F2
arc: D5 V02N0601
arc: D6 N1_V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V00B0000 F6
word: SLICEC.K1.INIT 0000001000000000
word: SLICED.K0.INIT 0000000000000100
word: SLICED.K1.INIT 0011000000110011
word: SLICEA.K1.INIT 1111000011010000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0000000000110001
word: SLICEA.K0.INIT 0000110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C21:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 H02W0401
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0701
arc: A1 N1_V02S0701
arc: A2 V02S0701
arc: A3 H02E0701
arc: A5 H02E0701
arc: A6 V02S0101
arc: A7 W1_H02E0501
arc: B0 S1_V02N0301
arc: B1 F3
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 F3
arc: B5 H01E0101
arc: B6 N1_V02S0501
arc: B7 V00B0100
arc: C0 V02N0401
arc: C2 V02S0601
arc: C3 N1_V02S0601
arc: C5 H02E0601
arc: C7 F4
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 N1_V02S0001
arc: D2 H01E0101
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 N1_V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S3_V06S0103 Q1
arc: V01S0100 F1
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 0000000011011000
word: SLICED.K1.INIT 0000000000100011
word: SLICEA.K0.INIT 0000010000000000
word: SLICEB.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0100010000000000
word: SLICEB.K0.INIT 0100010001000000
word: SLICED.K0.INIT 0000000001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R32C22:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02E0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0401 V06S0203
arc: A1 H02E0501
arc: A5 V00B0000
arc: A6 W1_H02E0501
arc: B0 N1_V02S0101
arc: B2 N1_V02S0101
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 H02E0101
arc: C0 H00L0100
arc: C1 V02S0601
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: C7 V02N0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 W1_H02E0001
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 V02S0401
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F6
arc: N3_V06N0303 F6
arc: S1_V02S0401 F6
arc: S3_V06S0203 F4
arc: V01S0000 F6
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0001000100000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000010100000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000011001100
word: SLICEC.K0.INIT 1111111111110011
word: SLICEC.K1.INIT 1111111111110111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C23:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: N1_V02N0301 H01E0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H01E0101
arc: V00B0000 E1_H02W0601
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00B0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02W0001
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R32C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V00T0100
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0701
arc: C0 N1_V01N0001
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C3 V02S0601
arc: C4 S1_V02N0201
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R32C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: H00L0000 V02N0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A3 V02N0501
arc: A7 V00T0100
arc: B0 V01N0001
arc: B3 S1_V02N0301
arc: B7 F3
arc: C0 W1_H02E0401
arc: C3 V02N0401
arc: C7 H01E0001
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D3 V02S0201
arc: D6 H01W0000
arc: D7 W1_H02E0001
arc: E1_H02E0201 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: LSR1 E1_H02W0301
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K1.INIT 0000101000001100
word: SLICEA.K0.INIT 1111110011001100
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111110111101100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C26:PLC2
arc: E1_H02E0001 V06S0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02W0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 W1_H02E0601
arc: C5 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R32C27:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0001
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0501
arc: A2 V00T0000
arc: B0 V02S0101
arc: B2 S1_V02N0301
arc: C0 H02W0601
arc: C2 V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 V02S0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
word: SLICEB.K0.INIT 1000101010000000
word: SLICEA.K0.INIT 1111111100000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C28:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: B6 N1_V01S0000
arc: B7 N1_V02S0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 H02W0501
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: V00B0100 F7
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111000011110011
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R32C29:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H01W0000
arc: A1 E1_H02W0501
arc: A2 H02E0501
arc: A3 V02N0501
arc: A4 H02W0701
arc: A5 V02N0301
arc: A6 F7
arc: A7 N1_V01S0100
arc: B1 V02S0301
arc: B2 W1_H02E0301
arc: B3 V01N0001
arc: B5 V02S0501
arc: B6 F3
arc: B7 V02N0501
arc: C2 H02W0401
arc: C3 N1_V01N0001
arc: C4 V02N0001
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 E1_H02W0401
arc: CE1 V02N0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 N1_V02S0001
arc: D2 Q2
arc: D3 H00R0000
arc: D4 F2
arc: D5 F2
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0601 Q6
arc: S3_V06S0203 F4
arc: V01S0000 Q3
arc: V01S0100 Q3
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000100011111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000011111111
word: SLICEC.K1.INIT 1110110011111111
word: SLICED.K1.INIT 0000000000000010
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111101110111011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R32C30:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V06N0003
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: A1 V02S0701
arc: A2 F7
arc: A3 F7
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 F5
arc: A7 N1_V01S0100
arc: B1 Q1
arc: B3 Q3
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 S1_V02N0501
arc: B7 H02E0301
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 F4
arc: C7 W1_H02E0401
arc: CE0 W1_H02E0101
arc: CE1 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F6
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1110111110101111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111110111110101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C31:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H01E0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: A1 S1_V02N0501
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A7 N1_V01N0101
arc: B1 Q1
arc: B2 V01N0001
arc: B3 H01W0100
arc: B4 H00L0000
arc: B7 V01S0000
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C7 V02S0001
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D2 V00T0100
arc: D3 F2
arc: D4 N1_V02S0601
arc: D7 E1_H02W0201
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F0
arc: V00B0000 F4
arc: V01S0000 Q1
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C32:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0701
arc: A2 H02W0701
arc: A3 E1_H01E0001
arc: A4 N1_V01N0101
arc: A5 S1_V02N0301
arc: A7 Q7
arc: B1 Q1
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 F3
arc: B5 V01S0000
arc: B7 W1_H02E0301
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 E1_H02W0601
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C7 H02E0401
arc: CE0 V02N0201
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D2 V01S0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 F0
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q1
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 H00L0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: S1_V02S0401 F4
arc: V00T0000 F2
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1000000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R32C33:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A5 W1_H02E0701
arc: A6 S1_V02N0101
arc: B0 H02E0101
arc: B3 V02S0301
arc: B4 E1_H02W0101
arc: C0 S1_V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 V02S0201
arc: C6 V02S0001
arc: CE0 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: M1 V01S0100
arc: M2 V00B0000
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N3_V06N0303 F5
arc: V01S0100 Q6
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0101010100000000
word: SLICEA.K0.INIT 1011101110101011
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1110111111001111
word: SLICED.K0.INIT 0000000010101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C34:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: A3 V02N0501
arc: B0 H02E0301
arc: B1 S1_V02N0301
arc: B3 V02N0301
arc: C0 H02W0601
arc: C3 N1_V01S0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D2 Q2
arc: D3 V00B0100
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
arc: V01S0100 Q2
word: SLICEA.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C35:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 V01N0001
arc: W3_H06W0303 V01N0101
arc: A2 H01E0001
arc: A3 V02N0501
arc: A4 V02N0101
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 S1_V02N0101
arc: B2 V02N0301
arc: B3 H02W0101
arc: B4 V02N0501
arc: B6 F3
arc: B7 V02N0501
arc: C0 N1_V02S0601
arc: C2 F4
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C6 E1_H01E0101
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 S1_V02N0001
arc: D2 E1_H02W0201
arc: D3 V00B0100
arc: D4 V01N0001
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F0
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V01S0100 Q6
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 0000000000010000
word: SLICED.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111101111110011
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R32C36:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 H06E0203
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: A1 H02W0501
arc: A2 H02W0701
arc: A4 V00T0000
arc: B1 W1_H02E0301
arc: B2 E1_H01W0100
arc: B4 H02W0301
arc: C1 F4
arc: C2 N1_V02S0601
arc: C4 N1_V02S0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D1 F2
arc: D2 W1_H02E0001
arc: D4 S1_V02N0601
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: S3_V06S0103 F1
arc: S3_V06S0303 Q5
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C37:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E1_H02W0101
arc: A0 H02E0701
arc: A2 E1_H02W0701
arc: A3 F5
arc: A5 Q5
arc: B0 W1_H02E0101
arc: B2 H00R0100
arc: B3 E1_H02W0301
arc: B5 H02E0301
arc: C2 V02N0601
arc: C3 H00L0000
arc: C5 V00T0100
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 Q2
arc: D3 F2
arc: D5 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00R0100 Q7
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M5 W1_H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: V00T0100 Q1
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0010101000000000
word: SLICEA.K0.INIT 0000000011101110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R32C38:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E1_H01W0100
arc: A2 H01E0001
arc: B0 V00B0000
arc: B2 V02N0301
arc: B4 V00B0100
arc: B5 V02N0701
arc: C0 H00L0000
arc: C2 W1_H02E0401
arc: C4 S1_V02N0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 V02N0001
arc: D4 H00L0100
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0003 F0
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: W1_H02W0001 Q2
arc: W3_H06W0203 F4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 0100010001001111
word: SLICEC.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: A0 H00L0000
arc: A2 V02S0701
arc: A4 V00B0000
arc: A5 W1_H02E0701
arc: A6 W1_H02E0701
arc: B0 W1_H02E0301
arc: B2 V02N0301
arc: B6 N1_V02S0501
arc: C0 H00L0100
arc: C2 V02S0601
arc: C4 W1_H02E0601
arc: C6 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0201
arc: D4 V01N0001
arc: D5 W1_H02E0001
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q2
arc: H01W0100 F6
arc: M1 H02W0001
arc: M3 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 0101010110101010
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0011001100110010
word: SLICEA.K0.INIT 0011000001110101
word: SLICEB.K0.INIT 1110110101001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C3:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R32C40:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02W0501
arc: A1 V02S0701
arc: A3 V02N0701
arc: B0 V02S0101
arc: B1 E1_H01W0100
arc: B2 H01W0100
arc: C0 E1_H02W0401
arc: C1 H02W0601
arc: C2 H00L0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0000 F2
arc: H01W0100 Q7
arc: M2 V00B0100
arc: M3 H00R0100
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: V01S0100 Q6
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111110010101010
word: SLICEA.K1.INIT 1101110010001100
word: SLICEB.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C41:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 N1_V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 V01N0101
arc: A0 F7
arc: A1 F7
arc: A2 F5
arc: A4 V02N0101
arc: A5 V02N0301
arc: A7 E1_H01W0000
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B4 V02N0501
arc: B5 V02S0501
arc: B7 S1_V02N0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 F4
arc: C4 V02N0001
arc: C5 V00B0100
arc: C7 V00B0100
arc: CE1 W1_H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H02E0201
arc: D2 S1_V02N0001
arc: D4 H02E0201
arc: D5 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: V00B0100 Q7
arc: V01S0000 F2
arc: W1_H02W0501 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111111111010101
word: SLICEC.K0.INIT 0000000100000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R32C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: A0 S1_V02N0501
arc: C0 N1_V01S0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C43:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V02S0701
arc: A0 E1_H02W0501
arc: A2 F5
arc: A4 F5
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B0 N1_V02S0301
arc: B2 S1_V02N0301
arc: B4 H02W0101
arc: B7 E1_H02W0301
arc: C2 V02N0401
arc: C4 V02S0001
arc: C5 V02N0001
arc: C7 V02S0001
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 H02E0201
arc: D4 E1_H02W0201
arc: D5 W1_H02E0201
arc: D7 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F4
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q5
arc: V01S0100 F7
word: SLICEA.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 0111101000000000
word: SLICEB.K0.INIT 1111000011011111
word: SLICED.K1.INIT 0001000100000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C44:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: A0 S1_V02N0501
arc: A1 V02N0501
arc: A2 F5
arc: A3 V02N0701
arc: A5 H02E0501
arc: A6 N1_V02S0101
arc: A7 F5
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B4 H01E0101
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 V02N0501
arc: C0 H00R0100
arc: C1 H02W0401
arc: C2 H00R0100
arc: C3 V02S0601
arc: C4 V00T0100
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 F2
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: M0 H02W0601
arc: M2 H02E0601
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0601 F4
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1101000111111111
word: SLICEA.K1.INIT 1010111110010011
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1010101011001100
word: SLICED.K1.INIT 0111101000000000
word: SLICEB.K0.INIT 1111000011011111
word: SLICED.K0.INIT 0000001100000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C45:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0101
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 F5
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 V02S0301
arc: A6 H00L0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B6 F3
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: C5 H02E0401
arc: C6 F4
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H02W0001
arc: D6 H01W0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0100 F6
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0301 F3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1110001100100000
word: SLICEA.K1.INIT 1110111100101100
word: SLICEB.K1.INIT 0100000000000000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 0100110010001000
word: SLICEB.K0.INIT 1111110100110011
word: SLICED.K0.INIT 0000001000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C46:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: A0 S1_V02N0501
arc: A1 V02S0701
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 V02N0301
arc: B0 V02S0301
arc: B1 V00T0000
arc: B3 V02N0301
arc: B4 H01E0101
arc: B5 H02E0101
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 H00L0000
arc: C4 V02S0001
arc: C5 V00B0100
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 H00L0100
arc: D5 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: H01W0000 F4
arc: M0 V00T0100
arc: V01S0000 F4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1011001010000010
word: SLICEA.K1.INIT 1111101101100010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 0010101010100000
word: SLICEC.K1.INIT 1011100110111011
word: SLICEC.K0.INIT 0000000000100011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R32C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02E0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A3 V00T0000
arc: B3 E1_H01W0100
arc: C2 H00L0000
arc: C3 H02W0401
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: F2 F5B_SLICE
arc: M2 V00B0000
arc: S3_V06S0103 F2
word: SLICEB.K0.INIT 1111000011111111
word: SLICEB.K1.INIT 0010101011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C48:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303
arc: A0 V02N0701
arc: A4 V02N0301
arc: B0 V02S0301
arc: B4 E1_H02W0301
arc: C0 H02W0601
arc: C2 N1_V01S0100
arc: C4 V00T0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 V00B0100
arc: D4 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 V00T0000
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: V00T0000 F2
arc: V01S0100 Q5
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C49:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: A1 H00L0100
arc: A2 V02S0701
arc: A4 H02W0701
arc: B1 E1_H02W0301
arc: B2 V02S0101
arc: B4 N1_V02S0501
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 E1_H01W0000
arc: C4 E1_H02W0401
arc: CE0 H00L0000
arc: CE1 H02W0101
arc: CE2 N1_V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: D4 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M5 H02E0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q1
arc: S1_V02S0401 F4
arc: V00T0000 F2
arc: V01S0100 F0
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C50:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A2 E1_H01E0001
arc: A3 H02W0501
arc: A4 V02S0101
arc: A5 V00T0100
arc: A7 F5
arc: B0 H01W0100
arc: B2 V02S0101
arc: B4 H01E0101
arc: B5 V00B0100
arc: B7 H02W0101
arc: C0 N1_V02S0601
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: C6 Q6
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 F2
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 H02E0601
arc: M5 H00L0100
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0001 F0
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0100 Q5
word: SLICEB.K1.INIT 0000111101010101
word: SLICEB.K0.INIT 0000001100100010
word: SLICEC.K0.INIT 0000000011010000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 1100110011110101
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R32C51:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0701
arc: A3 F5
arc: A4 F5
arc: A6 F5
arc: A7 F5
arc: B1 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 V02N0201
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 F2
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00T0000
arc: M1 H00R0000
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: V00B0100 F7
arc: V01S0000 F3
arc: V01S0100 Q1
arc: W1_H02W0101 Q3
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1100111101001111
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000001010
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K0.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R32C52:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: B2 V02S0101
arc: C2 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: E1_H01E0101 Q2
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
arc: V01S0100 Q1
word: SLICEB.K0.INIT 1111110011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C53:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0100 N1_V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 V01N0101
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 Q7
arc: B0 V00T0000
arc: B2 V02N0101
arc: B3 V02N0301
arc: B7 W1_H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02N0401
arc: C3 F4
arc: C4 H02W0401
arc: C5 F4
arc: C6 F4
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M4 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: S1_V02S0501 F7
arc: S3_V06S0103 Q1
arc: V00T0000 Q2
arc: V01S0000 Q7
arc: V01S0100 F6
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 0000000000011101
word: SLICEA.K0.INIT 1100101011111010
word: SLICEA.K1.INIT 0000101000001010
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K0.INIT 0000000001010000
word: SLICEB.K1.INIT 0011000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R32C54:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: B6 E1_H02W0301
arc: C6 H02E0601
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: F6 F6_SLICE
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: S1_V02S0401 F6
arc: V01S0000 F6
word: SLICED.K0.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R32C55:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A1 V02S0701
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 N1_V01S0100
arc: B3 Q3
arc: B4 F3
arc: B5 V01S0000
arc: C0 E1_H01W0000
arc: C1 H00L0000
arc: C3 N1_V01N0001
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: E1_H01E0101 F0
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q5
arc: V01S0000 Q5
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 0000111101010101
word: SLICEC.K1.INIT 0011010100110101
word: SLICEB.K1.INIT 0001000101010000
word: SLICEC.K0.INIT 0011000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C56:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02W0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: B0 V02S0301
arc: B5 V02N0701
arc: C0 H02W0601
arc: C4 V00T0000
arc: C5 F4
arc: CE0 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D4 H02W0201
arc: D5 H02E0201
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S3_V06S0203 F4
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100000011110000
word: SLICEA.K0.INIT 1100111111101111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R32C57:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0501
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00R0000
arc: A3 F7
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 E1_H02W0401
arc: C2 E1_H02W0401
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 H00R0000
arc: D3 H02E0201
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 F2
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: V00B0000 F6
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0011001111111111
word: SLICEA.K0.INIT 1111010111110000
word: SLICEC.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0101010111111111
word: SLICED.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R32C58:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H02W0101
arc: A1 V02S0501
arc: A2 H02W0701
arc: A3 V02N0501
arc: A5 N1_V01S0100
arc: A7 N1_V02S0301
arc: B1 V01N0001
arc: B2 H00R0100
arc: B3 Q3
arc: B5 E1_H02W0301
arc: B7 V00B0000
arc: C1 N1_V02S0601
arc: C2 N1_V02S0401
arc: C3 V02S0601
arc: C4 E1_H02W0401
arc: C5 W1_H02E0401
arc: C7 F4
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D2 E1_H02W0201
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H02E0301 Q3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0100
arc: M3 H00L0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N3_V06N0203 F4
arc: S1_V02S0001 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 Q5
arc: V00B0100 F5
arc: V01S0000 F4
arc: V01S0100 Q6
arc: W1_H02W0401 F4
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0001000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C59:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02W0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H02W0701
arc: A0 F7
arc: A2 W1_H02E0501
arc: B0 H00R0100
arc: B2 E1_H01W0100
arc: C0 V02S0401
arc: C2 E1_H01W0000
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D2 H02E0001
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 1000111110001000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R32C60:PLC2
arc: E1_H02E0101 V02S0101
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02N0001
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A5 F7
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 Q1
arc: B3 V02S0101
arc: B5 W1_H02E0301
arc: B6 H02W0101
arc: B7 V00T0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C6 H01E0001
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 W1_H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 N1_V01S0000
arc: D3 E1_H02W0201
arc: D4 W1_H02E0201
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H02E0001
arc: M3 H00R0100
arc: M5 H02E0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: N3_V06N0103 F2
arc: S1_V02S0001 F0
arc: S1_V02S0101 Q3
arc: S1_V02S0701 Q7
arc: V00B0100 F5
arc: V01S0000 F2
arc: V01S0100 F6
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1100111100001111
word: SLICEA.K0.INIT 1010110010100000
word: SLICEA.K1.INIT 1010110010101111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1011111110000000
word: SLICEB.K1.INIT 1111001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C61:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 E1_H01W0100
arc: A3 V02S0701
arc: C1 H02E0401
arc: C3 H02E0401
arc: C5 H02E0401
arc: D1 V00B0100
arc: D5 H02W0001
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: H01W0100 F5
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: V01S0000 F3
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R32C62:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0101 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 N1_V01S0100
arc: B0 W1_H02E0101
arc: B4 H00R0000
arc: C0 W1_H02E0401
arc: C4 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D4 F0
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0011111100110011
word: SLICEC.K0.INIT 0011111111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R32C63:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0103 H06E0103

.tile R32C64:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R32C65:PLC2
arc: H01W0000 E3_H06W0103

.tile R32C66:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R32C68:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103

.tile R32C69:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R32C70:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R32C71:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R32C72:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R32C74:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R32C76:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R32C77:PLC2
arc: H00R0000 V02N0601
arc: B0 V02N0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C78:PLC2
arc: V00B0100 H02W0701
arc: A0 H00L0100
arc: B0 V02N0301
arc: B1 Q1
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: M0 V00B0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: V01S0100 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1110101011111111
word: SLICEA.K1.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C79:PLC2
arc: W1_H02W0001 V02N0001
arc: W1_H02W0701 V06N0203

.tile R32C80:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R32C82:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103

.tile R32C86:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R32C88:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: B1 V00T0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000111000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C89:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 H02E0001
arc: W1_H02W0601 V06S0303
arc: B0 V02N0101
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C90:PLC2
arc: H00R0000 H02W0601
arc: A0 H02W0701
arc: B0 S1_V02N0301
arc: C0 V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111111111111110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R32C91:PLC2
arc: E1_H02E0701 H01E0101
arc: V00T0000 W1_H02E0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A7 H00L0000
arc: B0 V00T0000
arc: B4 F3
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 W1_H02E0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: D7 V02N0601
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0000 F4
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q1
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 1111110011111111
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K1.INIT 1110000100000000
word: SLICEA.K0.INIT 1110111111011111
word: SLICEA.K1.INIT 1111111101010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R32C92:PLC2
arc: H00L0000 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02N0501
arc: A0 H02E0701
arc: B0 H02E0301
arc: C0 H00L0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C94:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R32C95:PLC2
arc: E1_H01E0001 W3_H06E0003

.tile R32C96:PLC2
arc: S1_V02S0601 H01E0001

.tile R33C103:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R33C104:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303

.tile R33C108:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 E3_H06W0203

.tile R33C109:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103

.tile R33C110:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0701
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 V02N0201
arc: W3_H06W0303 E3_H06W0303
arc: C0 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R33C111:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: A0 F7
arc: A1 V02S0701
arc: A7 V02S0101
arc: B0 V02N0101
arc: B1 F3
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C3 V02N0401
arc: C7 H02W0601
arc: D0 H02W0001
arc: D1 F0
arc: D3 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1011000010000000
word: SLICEA.K1.INIT 0000000010111111
word: SLICED.K1.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R33C112:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 H06E0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0501
arc: A0 V02S0701
arc: A3 F5
arc: A4 H02E0701
arc: B0 N1_V02S0301
arc: B3 H00R0000
arc: B4 H01E0101
arc: B5 S1_V02N0701
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 Q6
arc: C7 H02E0601
arc: CLK0 G_HPBX0500
arc: D0 S1_V02N0201
arc: D3 V00B0100
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 F0
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: M0 V00B0000
arc: M2 H02W0601
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: S1_V02S0401 F6
arc: V00T0000 F2
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0001001111111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100111100000000
word: SLICEC.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 1010000010001000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111110111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C113:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 H06E0303
arc: V00T0100 V02S0501
arc: W1_H02W0201 V06S0103
arc: A0 F7
arc: A1 V02S0701
arc: A2 F5
arc: A3 H02W0701
arc: A4 V00T0100
arc: A6 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B1 H02E0301
arc: B3 V02S0101
arc: B4 S1_V02N0701
arc: B5 F3
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 S1_V02N0201
arc: C7 H02W0601
arc: CLK0 G_HPBX0500
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: V00B0000 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0000000001111111
word: SLICEC.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111101111111
word: SLICEB.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 0100010000000000
word: SLICED.K1.INIT 0000010000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C114:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 H02W0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 E1_H02W0501
arc: A2 E1_H01E0001
arc: A5 W1_H02E0701
arc: A7 F5
arc: B0 F3
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 F3
arc: B5 E1_H02W0301
arc: B6 V02S0701
arc: B7 V00B0100
arc: C0 F4
arc: C1 H02W0401
arc: C2 W1_H02E0401
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: C6 E1_H01E0101
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0500
arc: D0 V01S0100
arc: D1 H02E0201
arc: D2 V02S0201
arc: D3 H02W0001
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S3_V06S0003 F3
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q0
word: SLICEB.K1.INIT 0011001100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011000011110000
word: SLICEA.K0.INIT 1000111111111111
word: SLICED.K1.INIT 0000000000100000
word: SLICED.K0.INIT 0011000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C115:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 H01E0001
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 S1_V02N0201
arc: A1 S1_V02N0701
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 F7
arc: A5 V02N0101
arc: A7 E1_H01W0000
arc: B1 N1_V02S0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B4 S1_V02N0501
arc: B5 E1_H02W0101
arc: C1 S1_V02N0601
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 H02W0601
arc: C6 Q6
arc: C7 H02E0601
arc: CLK0 G_HPBX0500
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 F2
arc: D4 F2
arc: D5 V02S0601
arc: D6 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F6
arc: M0 W1_H02E0601
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: V00T0000 F0
arc: V01S0000 F6
arc: W1_H02W0101 F3
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000101010
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1101010111111111
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100010010000000
word: SLICED.K1.INIT 0000010100001111
word: SLICEB.K0.INIT 1100100000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C116:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: A0 W1_H02E0501
arc: A4 W1_H02E0701
arc: B0 V02S0101
arc: B1 V00T0000
arc: B4 W1_H02E0101
arc: B5 H02E0101
arc: B7 V02S0701
arc: C1 H02E0601
arc: C4 V02S0201
arc: C7 H02E0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0500
arc: D0 H02E0001
arc: D1 V02S0001
arc: D4 W1_H02E0001
arc: D5 S1_V02N0601
arc: D7 V00B0000
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1100000010000000
word: SLICEA.K0.INIT 0010001000000000
word: SLICEA.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R33C117:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: LSR0 H02E0501
arc: LSR1 W1_H02E0301
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C118:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 W1_H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 W3_H06E0303
arc: A0 H02E0501
arc: A1 H00L0000
arc: B0 W1_H02E0301
arc: B1 E1_H02W0101
arc: B7 W1_H02E0101
arc: C0 W1_H02E0601
arc: C1 V02N0601
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
word: SLICED.K1.INIT 1111000011000000
word: SLICEA.K1.INIT 1111000000100000
word: SLICEA.K0.INIT 1111111111001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R33C119:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: V00T0100 V02N0701
arc: C0 N1_V01N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0500
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R33C120:PLC2
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100

.tile R33C121:PLC2
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02S0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0701 H06E0203
arc: V00T0100 V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: A4 N1_V01S0100
arc: A5 Q5
arc: A7 Q7
arc: B0 H02W0301
arc: B2 V02S0101
arc: B3 Q3
arc: B6 V00B0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F4
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C122:PLC2
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: A2 N1_V02S0701
arc: A4 V00B0000
arc: A6 H00L0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: B5 N1_V01S0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F5
arc: V00T0000 Q0
arc: V01S0000 F2
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C123:PLC2
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R33C124:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203

.tile R33C13:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R33C17:PLC2
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: CLK0 G_HPBX0600
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q6
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
arc: N3_V06N0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C18:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 H06W0103
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0401
arc: A6 H00R0000
arc: B4 H00R0000
arc: B5 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 H02E0401
arc: C6 V00T0000
arc: C7 H02E0401
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D6 V02S0601
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
word: SLICED.K1.INIT 0011000000110000
word: SLICEC.K1.INIT 0011000000110000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000101010101010
word: SLICEC.K0.INIT 0000110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R33C19:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 V02S0001
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 E3_H06W0003
arc: A1 V02S0701
arc: A3 V02S0701
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: A6 V02S0301
arc: A7 S1_V02N0101
arc: B0 E1_H01W0100
arc: B1 V02N0101
arc: B2 V02S0101
arc: B4 S1_V02N0701
arc: B6 N1_V02S0701
arc: C0 V02S0601
arc: C1 V02S0401
arc: C2 N1_V02S0601
arc: C3 N1_V02S0401
arc: C4 E1_H01E0101
arc: C5 S1_V02N0201
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V02S0201
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F4
arc: N1_V02N0501 F5
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F1
arc: V00T0100 F3
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000000001010000
word: SLICED.K0.INIT 0000000000010101
word: SLICEA.K1.INIT 0000001000000000
word: SLICEC.K0.INIT 0000000000010000
word: SLICEB.K0.INIT 1111110011110000
word: SLICEB.K1.INIT 1010000010100000
word: SLICED.K1.INIT 0000000000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R33C20:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A1 F5
arc: A2 V00T0000
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B2 N1_V02S0101
arc: B5 V02N0701
arc: B6 V00B0100
arc: B7 H02W0301
arc: C0 V02N0601
arc: C1 E1_H02W0601
arc: C2 V02N0401
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V02N0001
arc: D2 V02S0201
arc: D4 H02W0201
arc: D5 N1_V02S0601
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0100 Q2
arc: LSR1 H02W0501
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0401 F4
arc: S1_V02S0001 Q2
arc: S1_V02S0101 F1
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F6
arc: V00B0100 Q7
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111000011111110
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 1111111111111110
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 0000010101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R33C21:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 S1_V02N0701
arc: A2 F5
arc: A3 W1_H02E0501
arc: A5 V02S0301
arc: A6 F7
arc: A7 V02S0101
arc: B0 E1_H01W0100
arc: B1 E1_H02W0301
arc: B2 H02E0301
arc: B3 W1_H02E0101
arc: B4 F3
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C1 W1_H02E0401
arc: C3 F6
arc: C4 S1_V02N0001
arc: C5 H02E0401
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 F2
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0001 F0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1111111111111100
word: SLICED.K0.INIT 0000010101010101
word: SLICEB.K1.INIT 1000000011110000
word: SLICEC.K0.INIT 0000000000110000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1000100010001000
word: SLICEA.K1.INIT 1110111110101111
word: SLICED.K1.INIT 1000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C22:PLC2
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0001
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 H01E0001
arc: A3 V02N0701
arc: A5 V02S0101
arc: B3 H00L0000
arc: B5 H02E0301
arc: C3 W1_H02E0601
arc: C5 H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D3 S1_V02N0201
arc: D5 V02S0401
arc: E1_H01E0001 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEC.K1.INIT 0000000011011000
word: SLICEB.K1.INIT 1010100010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C23:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 H02W0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0101
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02N0301
arc: A7 H02E0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V00B0100
arc: B7 H02W0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C7 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D6 H00R0100
arc: D7 F0
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M6 V00B0000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111101111101010
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C24:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02S0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0701 H02W0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V02N0301
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 S1_V02N0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02N0201
arc: C5 H02W0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02W0001
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: S1_V02S0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R33C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V02N0101
arc: A7 H02W0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0101
arc: B4 S1_V02N0701
arc: B7 V02N0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V00B0100
arc: C7 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0001
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: N1_V01N0001 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010001010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C26:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02W0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02W0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C27:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00L0000
arc: B6 S1_V02N0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C6 H02W0601
arc: CE3 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D6 F0
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02E0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
word: SLICED.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R33C28:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02S0301
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 V02S0001
arc: CE2 W1_H02E0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 F0
arc: V01S0000 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R33C29:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: A0 V02S0501
arc: A2 F7
arc: A3 S1_V02N0701
arc: A4 H02E0501
arc: A7 H02E0501
arc: B0 H02W0101
arc: B2 V02N0101
arc: B3 H01W0100
arc: B4 V02N0501
arc: B7 N1_V01S0000
arc: C0 N1_V01S0100
arc: C2 F4
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C7 W1_H02E0601
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 E1_H02W0201
arc: D3 W1_H02E0201
arc: D4 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: V01S0000 F2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1101100011111010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000010000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R33C30:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0501
arc: A2 F7
arc: A3 E1_H01E0001
arc: A4 H02E0501
arc: A5 Q5
arc: A6 H02W0501
arc: A7 S1_V02N0101
arc: B0 W1_H02E0301
arc: B3 H01W0100
arc: B4 W1_H02E0301
arc: B5 V02S0501
arc: B6 H01E0101
arc: B7 V01S0000
arc: C0 F4
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: C6 W1_H02E0401
arc: C7 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: N1_V02N0501 F5
arc: S3_V06S0003 F0
arc: V00B0000 F4
arc: V00T0000 F0
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 F0
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000001001100
word: SLICEC.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 1111100011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R33C31:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 H06W0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06W0303
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0501
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: B1 V02N0101
arc: B4 E1_H02W0301
arc: B5 S1_V02N0701
arc: C1 S1_V02N0401
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D4 F0
arc: D5 E1_H02W0001
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M3 H00L0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: N3_V06N0203 Q7
arc: V00B0100 F5
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1000000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R33C32:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 E1_H02W0201
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06W0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 S3_V06N0303
arc: A1 H02W0701
arc: A3 V02N0701
arc: A4 V02S0101
arc: A6 H00R0000
arc: A7 V00T0100
arc: B1 H01W0100
arc: B3 Q3
arc: B4 V02N0501
arc: B6 F3
arc: B7 V02S0701
arc: C0 V02S0601
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C6 F4
arc: C7 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 W1_H02E0101
arc: CE2 H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V00B0100
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: D6 V02N0601
arc: D7 S1_V02N0401
arc: E1_H02E0501 F7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 H02E0001
arc: M3 H00R0100
arc: M4 V00B0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S3_V06S0003 F0
arc: V00T0100 Q3
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0100000011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C33:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H02W0601
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B1 S1_V02N0301
arc: B2 V02N0301
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: C1 H02W0601
arc: C2 V02N0601
arc: C6 V02S0201
arc: C7 W1_H02E0601
arc: CE0 V02N0201
arc: CE1 H00L0000
arc: CE2 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 Q2
arc: D6 H01W0000
arc: D7 F2
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q1
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 H02W0401
arc: M6 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0401 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F0
arc: V00B0000 F6
arc: V00T0000 Q2
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C34:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0203 H06W0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: A3 H02E0501
arc: A5 Q5
arc: A6 V00T0100
arc: A7 H02E0701
arc: B0 V00T0000
arc: B3 H02E0101
arc: B5 S1_V02N0701
arc: B6 H01E0101
arc: B7 H02E0301
arc: C0 V02N0401
arc: C3 V02S0401
arc: C5 W1_H02E0401
arc: C6 Q6
arc: C7 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D3 V01S0100
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E1_H01E0101 Q0
arc: E1_H02E0201 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q3
arc: S1_V02S0101 Q3
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1011101110101011
word: SLICED.K0.INIT 0000000001001110
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000000001110100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C35:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E1_H02W0701
arc: A0 H00L0000
arc: A1 V02N0501
arc: A3 F5
arc: A5 E1_H01W0000
arc: A6 S1_V02N0301
arc: A7 N1_V01S0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H02W0101
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B5 V02N0701
arc: B6 F3
arc: B7 W1_H02E0101
arc: C0 H02W0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 W1_H02E0601
arc: C4 Q4
arc: C5 H02W0601
arc: C6 Q6
arc: C7 H02E0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 W1_H02E0201
arc: D2 Q2
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M2 V00B0000
arc: M3 H00L0100
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 F4
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F4
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 F2
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000100010001000
word: SLICED.K0.INIT 0000000001001110
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 0000000000000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R33C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02S0501
arc: A7 H02W0501
arc: B1 E1_H02W0101
arc: B7 V02N0701
arc: C1 N1_V01N0001
arc: C7 H02W0601
arc: CE0 W1_H02E0101
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0001
arc: D7 W1_H02E0201
arc: E1_H01E0101 Q4
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M1 H00R0000
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011001111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C37:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 N1_V02S0501
arc: A5 H02W0701
arc: B0 S1_V02N0301
arc: B1 N1_V02S0101
arc: B5 S1_V02N0501
arc: C0 V02N0601
arc: C1 H02W0601
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D5 H02E0201
arc: E1_H01E0001 Q4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M4 W1_H02E0401
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 0010001010100010
word: SLICEA.K0.INIT 0100010100000101
word: SLICEC.K1.INIT 1000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C38:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00R0000
arc: A1 H00L0100
arc: A4 H02W0501
arc: A6 S1_V02N0101
arc: A7 N1_V01S0100
arc: B0 H02W0101
arc: B1 H02W0301
arc: B6 H02E0101
arc: C0 N1_V02S0401
arc: C1 H02E0601
arc: C4 Q4
arc: C6 V00T0000
arc: C7 V00B0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 E1_H02W0201
arc: D4 H02E0201
arc: D6 H00R0100
arc: D7 V02N0401
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
word: SLICEC.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 0101110100001100
word: SLICEA.K0.INIT 1110110101001000
word: SLICED.K1.INIT 0000101010101010
word: SLICED.K0.INIT 0000000000000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C39:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02W0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 F5
arc: A3 F7
arc: A4 F5
arc: A5 H02E0501
arc: A6 H02W0701
arc: A7 F5
arc: B0 V00T0000
arc: B1 V02S0301
arc: B6 V02N0501
arc: C0 E1_H02W0601
arc: C1 N1_V02S0601
arc: C2 W1_H02E0401
arc: C4 Q4
arc: C5 V02S0201
arc: C6 H02W0401
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 N1_V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F5
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q0
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F3
arc: N1_V02N0501 F5
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0000 F2
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1101110111001101
word: SLICEA.K1.INIT 1110110101001000
word: SLICED.K0.INIT 1110010011011000
word: SLICEC.K1.INIT 1111101011111111
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0101000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R33C3:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R33C40:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: A4 V02N0101
arc: A5 F7
arc: A6 F5
arc: A7 W1_H02E0701
arc: B0 V02S0101
arc: B2 V02S0101
arc: B4 H02W0301
arc: B6 V02S0701
arc: B7 V01S0000
arc: C0 N1_V02S0601
arc: C2 N1_V02S0601
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: C6 F4
arc: C7 V02S0001
arc: CE1 V02S0201
arc: CE2 W1_H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V00T0100
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N3_V06N0003 Q3
arc: V01S0000 Q4
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000001100010011
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000001100110011
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K0.INIT 0000000000101010
word: SLICEC.K0.INIT 1111111101110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R33C41:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0501
arc: A3 H02E0701
arc: A5 V00T0100
arc: A7 S1_V02N0301
arc: B0 V00T0000
arc: B3 V02S0301
arc: B5 V02N0501
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C3 E1_H02W0601
arc: C5 V00B0100
arc: C7 S1_V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D3 S1_V02N0001
arc: D5 V02S0601
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0011001100000010
word: SLICEA.K0.INIT 0000001100010011
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1110110101001000
word: SLICED.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C42:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 S3_V06N0103
arc: A0 S1_V02N0701
arc: A3 H02W0501
arc: A4 V00T0100
arc: A6 N1_V02S0301
arc: A7 E1_H01W0000
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B3 H02W0101
arc: B4 N1_V02S0501
arc: B5 S1_V02N0501
arc: B6 H02E0301
arc: B7 H02W0301
arc: C0 H02W0401
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 F4
arc: C7 H02E0601
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 S1_V02N0001
arc: D3 H02E0201
arc: D4 W1_H02E0201
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: E1_H02E0201 F2
arc: E1_H02E0701 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0701 Q7
arc: V00B0100 F5
arc: W1_H02W0201 F0
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1101110100001101
word: SLICEA.K1.INIT 1111111100110011
word: SLICEC.K1.INIT 1100000011000000
word: SLICEC.K0.INIT 0010101011111111
word: SLICED.K0.INIT 1100110010101010
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C43:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A1 H01E0001
arc: A3 N1_V02S0701
arc: A4 V02S0101
arc: A5 Q5
arc: A6 W1_H02E0501
arc: A7 F5
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B5 V01S0000
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 F4
arc: CE0 H02W0101
arc: CE1 S1_V02N0201
arc: CE2 W1_H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 V02S0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H00R0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: S1_V02S0201 F2
arc: V00B0100 F7
arc: V01S0000 Q3
arc: V01S0100 F0
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 1111001110111011
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0111000011110000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0010000010100000
word: SLICED.K0.INIT 0000000001110100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C44:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 H02W0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A1 F5
arc: A3 V02S0501
arc: A4 V02N0301
arc: A5 F7
arc: A6 W1_H02E0501
arc: A7 H02W0701
arc: B0 E1_H02W0301
arc: B1 H02E0101
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: B5 H02W0301
arc: B6 H02W0101
arc: B7 S1_V02N0701
arc: C0 F6
arc: C1 H02W0401
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 H01E0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 V02S0601
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F2
arc: M2 V00T0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00T0100 F1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111010111110001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0010101010100000
word: SLICEC.K0.INIT 1100101111001111
word: SLICEC.K1.INIT 0001000100000001
word: SLICED.K0.INIT 1000000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 N1_V02S0501
arc: A2 F5
arc: A3 E1_H02W0701
arc: A4 F5
arc: A5 Q5
arc: A6 N1_V01S0100
arc: B0 V00T0000
arc: B1 V02N0301
arc: B2 S1_V02N0301
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 V00B0000
arc: C0 N1_V01N0001
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C4 H02E0401
arc: C6 N1_V02S0201
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 H01E0101
arc: D4 H01W0000
arc: D5 H02E0201
arc: D6 F2
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: V00B0000 F4
arc: V01S0100 Q1
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111011010010000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1110111000100010
word: SLICEB.K0.INIT 0111000010100000
word: SLICEC.K0.INIT 1111000011011111
word: SLICED.K0.INIT 0000000001000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C46:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: A0 V02N0701
arc: A1 V02S0701
arc: A2 F7
arc: A4 F7
arc: A7 E1_H02W0501
arc: B0 V00T0000
arc: B1 N1_V02S0101
arc: B2 H02E0101
arc: B4 H02E0301
arc: B7 W1_H02E0101
arc: C0 V02N0401
arc: C1 F4
arc: C2 W1_H02E0401
arc: C4 N1_V02S0201
arc: CE0 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 F2
arc: D2 H00R0000
arc: D4 V00B0000
arc: D7 V02S0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F1
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1110001010111000
word: SLICED.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 0111101000000000
word: SLICEB.K0.INIT 1111001111010011
word: SLICEA.K1.INIT 0000010100000001
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: A0 F7
arc: A2 E1_H01E0001
arc: A3 H01E0001
arc: A6 V02N0101
arc: A7 E1_H02W0501
arc: B0 H02E0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B6 V02S0501
arc: B7 V01S0000
arc: C0 N1_V02S0601
arc: C2 H02W0601
arc: C3 N1_V01N0001
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 H01E0101
arc: D3 H02W0001
arc: D6 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q0
arc: V00T0000 F0
arc: V01S0000 Q0
arc: V01S0100 F2
word: SLICEA.K0.INIT 0101000100010001
word: SLICEB.K0.INIT 1000110010000000
word: SLICEB.K1.INIT 1111001110111011
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0010001000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C48:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V01S0000
arc: A0 S1_V02N0501
arc: C0 V02N0401
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 0000000011111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R33C49:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 H06E0203
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0203
arc: A3 H00L0100
arc: A5 H02W0501
arc: B3 H00R0000
arc: C0 H00L0000
arc: C3 N1_V01S0100
arc: C5 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D3 N1_V02S0001
arc: D5 N1_V02S0601
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 Q0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 0000000011110101
word: SLICEA.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0010101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R33C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R33C50:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 W3_H06E0303
arc: A0 F5
arc: A1 F5
arc: A2 W1_H02E0501
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: A6 N1_V02S0301
arc: A7 E1_H01W0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H01W0100
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 V02S0501
arc: B6 V02S0501
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 F4
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C6 V02S0201
arc: C7 S1_V02N0001
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 H00L0100
arc: D6 V02N0401
arc: D7 F0
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 Q2
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V01S0100 F7
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 0000000011001100
word: SLICEB.K1.INIT 0101010000000100
word: SLICEA.K0.INIT 0000000001011101
word: SLICEA.K1.INIT 0000000011111101
word: SLICED.K0.INIT 0000000000010000
word: SLICEC.K0.INIT 1000000010100000
word: SLICED.K1.INIT 1010001100000000
word: SLICEB.K0.INIT 1101000011011101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R33C51:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V02S0301
arc: A0 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 V00T0000
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B6 V00B0000
arc: B7 H02W0301
arc: C0 H00L0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 Q4
arc: C6 H02W0401
arc: C7 F4
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02W0201
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00B0100
arc: M2 H02E0601
arc: M4 H02E0401
arc: MUXCLK2 CLK0
arc: V00B0000 Q4
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000000000110101
word: SLICEA.K0.INIT 1111111101011011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0101010100101110
word: SLICEB.K1.INIT 0101010100100110
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C52:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 V02S0701
arc: A2 V02S0501
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B2 V02S0101
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 N1_V01S0100
arc: C7 V02N0201
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 V00B0100
arc: D7 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: M0 H01E0001
arc: M1 H00R0100
arc: M3 H02E0201
arc: M5 H00L0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F0
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q5
arc: V00B0100 Q5
arc: V00T0000 F2
arc: V00T0100 Q3
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111110001011100
word: SLICEA.K1.INIT 0000110000001100
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C53:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 S1_V02N0701
arc: A0 F5
arc: A1 E1_H01E0001
arc: A3 V02S0701
arc: A4 V02S0301
arc: A6 F7
arc: A7 V00T0100
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: B3 Q3
arc: B4 V02N0501
arc: B5 S1_V02N0501
arc: B6 V00B0000
arc: B7 H01E0101
arc: C0 V02N0401
arc: C1 V02S0401
arc: C3 H02E0401
arc: C4 Q4
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0001
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 F0
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F6
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 Q4
word: SLICEC.K1.INIT 0011001100001111
word: SLICEA.K0.INIT 0000001100100010
word: SLICED.K1.INIT 0000000010001100
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1100110010101111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C54:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 H06W0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 W3_H06E0303
arc: A0 E1_H01E0001
arc: A7 Q7
arc: B0 V02S0301
arc: B2 N1_V02S0301
arc: C0 F4
arc: C4 Q4
arc: CE0 N1_V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 Q2
arc: D4 V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0000
arc: M4 H02W0401
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0301 Q1
arc: V00B0100 F7
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0000000000000111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R33C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06W0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: A1 H00L0100
arc: A2 F5
arc: A5 N1_V02S0101
arc: A6 V00T0100
arc: A7 H02E0701
arc: B1 H02E0301
arc: B2 W1_H02E0101
arc: B5 V02S0501
arc: B6 E1_H02W0101
arc: B7 V01S0000
arc: C1 H02E0601
arc: C2 E1_H01W0000
arc: C5 S1_V02N0201
arc: C6 N1_V02S0001
arc: C7 E1_H01E0101
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: D2 Q2
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 F6
arc: V01S0000 F0
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0010000010100000
word: SLICED.K1.INIT 0010101010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C56:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: A1 H02E0701
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A5 V02S0301
arc: A6 V02S0101
arc: A7 V02N0301
arc: B1 V02N0101
arc: B3 Q3
arc: B4 V01S0000
arc: B5 V01S0000
arc: B6 H02E0101
arc: B7 N1_V02S0501
arc: C1 E1_H02W0601
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 Q6
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 E1_H01W0100
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0000 Q5
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1101110110001101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R33C57:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 H06W0303
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 N1_V01S0100
arc: A0 F5
arc: A3 E1_H02W0501
arc: A4 W1_H02E0501
arc: A5 V02N0301
arc: A7 Q7
arc: B1 V00T0000
arc: B3 H00R0000
arc: B4 E1_H02W0301
arc: B5 H02E0101
arc: B7 V02S0501
arc: C0 F4
arc: C1 S1_V02N0601
arc: C3 V02S0401
arc: C4 H01E0001
arc: C5 H02E0401
arc: C7 V02S0001
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 E1_H02W0001
arc: D3 V02S0201
arc: D4 V02N0401
arc: D5 N1_V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0100 F7
arc: V00T0000 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q4
word: SLICEA.K1.INIT 0000111100110011
word: SLICEC.K0.INIT 0001000100000011
word: SLICEC.K1.INIT 1101000000000000
word: SLICEA.K0.INIT 1111111100001010
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R33C58:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 V02N0501
arc: A3 F7
arc: A4 V02S0101
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 W1_H02E0301
arc: B1 S1_V02N0101
arc: B2 H02E0301
arc: B3 E1_H02W0301
arc: B4 V02S0701
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: C2 V02S0601
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C5 V02S0201
arc: C6 F4
arc: C7 W1_H02E0601
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 S1_V02N0001
arc: D2 N1_V02S0001
arc: D3 N1_V01S0000
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 F2
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q6
arc: H01W0100 F1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0601 F6
arc: V00T0000 F0
arc: V01S0100 Q2
word: SLICED.K1.INIT 0001000100110000
word: SLICEB.K1.INIT 0101000100000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 1000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R33C59:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V06S0303
arc: A0 S1_V02N0501
arc: A2 E1_H01E0001
arc: A4 F5
arc: A5 V02S0101
arc: B0 V02S0301
arc: B2 V02S0301
arc: B4 V02N0501
arc: B5 S1_V02N0701
arc: C0 N1_V02S0401
arc: C1 S1_V02N0601
arc: C2 H02W0401
arc: C4 H01E0001
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D4 V02N0601
arc: D5 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q5
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111101000111010
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1100110011110101
word: SLICEB.K0.INIT 0000000100110001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C60:PLC2
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H01E0101
arc: B7 H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H02W0401
arc: C3 V02S0601
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 V02S0201
arc: C7 H02E0401
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 W1_H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: M0 V00T0000
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: S1_V02S0401 F6
arc: V00T0000 F2
arc: V01S0100 F4
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0001000000010011
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001000001011100
word: SLICEA.K0.INIT 0011010100110000
word: SLICEA.K1.INIT 0011010100111111
word: SLICEC.K0.INIT 1011000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C61:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: CLK0 G_HPBX0600
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: M0 H01E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C62:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W1_H02W0101 V02S0101

.tile R33C63:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003

.tile R33C64:PLC2
arc: N1_V02N0301 H06E0003

.tile R33C67:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R33C68:PLC2
arc: N1_V02N0401 E3_H06W0203
arc: S3_V06S0103 W3_H06E0103

.tile R33C69:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R33C73:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R33C74:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R33C77:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601

.tile R33C78:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02W0601

.tile R33C79:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E3_H06W0303

.tile R33C7:PLC2
arc: N3_V06N0203 E3_H06W0203

.tile R33C80:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R33C85:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303

.tile R33C86:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R33C88:PLC2
arc: N1_V02N0201 H06E0103
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06E0203

.tile R33C89:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0601 E1_H02W0601
arc: A0 E1_H02W0501
arc: B0 S1_V02N0101
arc: C0 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1000101010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C90:PLC2
arc: H00R0000 S1_V02N0401
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: A0 F5
arc: A3 V00B0000
arc: A5 E1_H01W0000
arc: B3 E1_H01W0100
arc: B5 H00R0000
arc: C0 H00L0000
arc: C3 S1_V02N0401
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D3 H02E0201
arc: D5 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K1.INIT 0000001100000111
word: SLICEC.K1.INIT 0000000000000010
word: SLICEA.K0.INIT 1111111101010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R33C91:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: C0 H00L0000
arc: C1 H02W0401
arc: C6 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H02E0001
arc: D6 H02W0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V02N0001 F2
arc: S1_V02S0001 F0
arc: V00T0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0101111111111111
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R33C92:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0303 H01E0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06W0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: B0 H02E0101
arc: B1 H02E0101
arc: B7 W1_H02E0101
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0501 F7
arc: S1_V02S0001 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111111111100
word: SLICEA.K1.INIT 1111111111111100
word: SLICED.K1.INIT 1111111100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R33C93:PLC2
arc: H00L0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: A0 H00L0000
arc: B0 H02E0101
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111101111101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C94:PLC2
arc: W1_H02W0101 E1_H02W0101
arc: B0 W1_H02E0301
arc: C0 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111001111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R33C95:PLC2
arc: S1_V02S0601 H06E0303
arc: W1_H02W0301 V06N0003
arc: W3_H06W0103 E1_H01W0100

.tile R33C96:PLC2
arc: W1_H02W0601 V02S0601
arc: C1 V02S0601
arc: D1 E1_H02W0001
arc: F1 F1_SLICE
arc: H01W0100 F1
arc: S1_V02S0101 F1
arc: W1_H02W0101 F1
word: SLICEA.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R33C97:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R33C98:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W1_H02W0001 E3_H06W0003

.tile R35C100:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R35C102:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C103:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R35C104:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C106:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R35C108:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203

.tile R35C109:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C110:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501

.tile R35C112:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02W0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 V01N0001
arc: A1 V01N0101
arc: A3 H02W0701
arc: A4 H02W0501
arc: A5 H02W0701
arc: B1 H02W0301
arc: B5 H00R0000
arc: B7 E1_H02W0301
arc: C1 H00L0000
arc: C2 V02S0401
arc: C3 N1_V02S0401
arc: C4 H02W0401
arc: C7 H02W0401
arc: D1 N1_V02S0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 F2
arc: D5 E1_H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
arc: N1_V02N0701 F7
arc: V00T0000 F2
word: SLICEC.K1.INIT 1000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011000100000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R35C113:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 H02E0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: A0 F5
arc: A2 F5
arc: A6 N1_V01N0101
arc: A7 F5
arc: B0 N1_V02S0301
arc: B2 H00R0000
arc: B4 V02N0701
arc: B6 H02E0301
arc: C0 F4
arc: C2 F4
arc: C4 V02S0201
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 V02S0201
arc: D0 H01E0101
arc: D2 V00B0100
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 H02W0601
arc: M2 E1_H02W0601
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000101000001010
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111001100000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R35C114:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V01N0001
arc: A0 F5
arc: A1 F7
arc: A3 H02W0501
arc: A5 H02E0701
arc: A6 H02W0701
arc: B0 N1_V02S0101
arc: B3 W1_H02E0301
arc: B6 H02E0101
arc: C0 H00L0000
arc: C2 N1_V02S0601
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C6 H02W0401
arc: C7 E1_H01E0101
arc: D0 V02N0001
arc: D1 V02S0001
arc: D2 N1_V02S0201
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 H01W0000
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F2
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: S1_V02S0601 F4
arc: V01S0000 F1
arc: V01S0100 F2
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0010001010101010
word: SLICED.K0.INIT 0111000000000000
word: SLICEA.K0.INIT 0001010100000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R35C115:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: V00B0000 V02N0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 H02E0701
arc: A2 E1_H02W0701
arc: A3 V00B0000
arc: A5 W1_H02E0501
arc: A6 F7
arc: A7 F5
arc: B0 F1
arc: B1 H02E0301
arc: B3 V02S0301
arc: B4 W1_H02E0301
arc: B6 N1_V02S0501
arc: C0 V02S0401
arc: C1 E1_H02W0401
arc: C2 W1_H02E0401
arc: C3 N1_V02S0601
arc: C4 H02E0401
arc: C5 F4
arc: C6 V02S0001
arc: C7 E1_H01E0101
arc: D0 N1_V02S0001
arc: D1 H02E0201
arc: D2 N1_V02S0201
arc: D3 F2
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 F2
arc: D7 F0
arc: E1_H01E0101 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: S1_V02S0201 F2
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000010100001111
word: SLICEA.K0.INIT 1101100000000000
word: SLICEB.K1.INIT 1110000001000000
word: SLICED.K1.INIT 0000000000001010
word: SLICED.K0.INIT 0000001000001010
word: SLICEA.K1.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R35C116:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 N1_V02S0501
arc: B2 W1_H02E0301
arc: C2 H02E0401
arc: D2 W1_H02E0001
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R35C117:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0601 V01N0001
arc: S3_V06S0003 H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203

.tile R35C118:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02N0301
arc: N1_V02N0201 H06E0103
arc: C0 H02E0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R35C119:PLC2
arc: S1_V02S0101 H06E0103
arc: W1_H02W0301 V02N0301

.tile R35C120:PLC2
arc: N1_V02N0001 W3_H06E0003

.tile R35C121:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0500
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: F2 F2_SLICE
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q2
arc: V01S0000 Q2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C122:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0500
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C123:PLC2
arc: H00R0000 H02W0401
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0500
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R35C124:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: C0 V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0500
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C17:PLC2
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 E1_H01W0000

.tile R35C18:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0103 S3_V06N0103
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0601
arc: V00T0100 E1_H02W0101
arc: A0 V02N0501
arc: A1 H02W0701
arc: A2 V00T0000
arc: A3 V00B0000
arc: A5 V00T0000
arc: B0 V00T0000
arc: B1 V02N0301
arc: B4 E1_H02W0301
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 H02W0601
arc: C3 N1_V02S0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 H02W0601
arc: D0 E1_H02W0001
arc: D1 H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 N1_V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1110001011000000
word: SLICEA.K1.INIT 1111101100001011
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R35C19:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02N0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 V02N0301
arc: B0 V02N0301
arc: B1 N1_V02S0101
arc: B3 V02N0101
arc: B5 V02N0501
arc: B7 V02N0701
arc: C0 V02N0601
arc: C1 H00L0000
arc: C3 V02N0401
arc: C5 V01N0101
arc: C7 V02N0001
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 F2
arc: D2 H00R0000
arc: D3 V02N0001
arc: D5 F2
arc: D7 F2
arc: E1_H01E0101 F7
arc: E1_H02E0701 F5
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: LSR0 E1_H02W0301
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0101 F1
arc: N1_V02N0501 F7
arc: N1_V02N0601 Q6
arc: N1_V02N0701 F5
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: V01S0000 F1
word: SLICEB.K1.INIT 0010000000000000
word: SLICEA.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 0000001100110011
word: SLICED.K1.INIT 0000001100000000
word: SLICEC.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R35C20:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 H01E0101
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 N1_V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B6 V00T0000
arc: C0 V02S0601
arc: C1 V02S0401
arc: C3 H02E0601
arc: C6 V00T0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D6 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICED.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICEB.K0.INIT 1011101100110011
word: SLICEB.K1.INIT 1111101100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C21:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0401 N1_V02S0101
arc: V00B0100 H02E0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 E1_H02W0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 E1_H02W0501
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: A7 H02E0501
arc: B0 V02N0101
arc: B1 V02N0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: LSR0 E1_H02W0301
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1111000010001000
word: SLICEA.K1.INIT 1111010110110001
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C22:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06N0203
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: A0 W1_H02E0701
arc: B0 V02S0301
arc: C0 H00R0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0010100011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C23:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V02N0301
arc: A6 V00T0100
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H02W0301
arc: B6 V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 S1_V02N0201
arc: C6 W1_H02E0601
arc: CLK0 G_HPBX0300
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00L0100
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V02N0201 F0
arc: N3_V06N0303 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011100100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C24:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02N0301
arc: A7 H00L0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 V02S0501
arc: B7 H01E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 W1_H02E0601
arc: C6 H01E0001
arc: C7 N1_V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0001
arc: D7 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M6 V00T0000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111111011011100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C25:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H02W0701
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02E0601
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: N1_V02N0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R35C26:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02W0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C27:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V00T0100
arc: B0 W1_H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V02S0001
arc: C7 W1_H02E0401
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: N1_V01N0101 F0
arc: N1_V02N0701 F7
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111100001111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R35C28:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 V01N0101
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 N3_V06S0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A7 V02S0101
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: B7 V02S0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C7 N1_V02S0201
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02S0401
arc: D7 F0
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q4
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: V01S0000 F7
arc: V01S0100 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100100001000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R35C29:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 H02E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A7 H02E0501
arc: B0 V02N0101
arc: B7 V00T0000
arc: C0 E1_H02W0401
arc: C7 V02N0201
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111101001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C30:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: A0 F5
arc: A2 N1_V02S0501
arc: A5 N1_V02S0101
arc: B0 H02W0301
arc: B2 N1_V02S0101
arc: B5 H02W0301
arc: C0 N1_V01N0001
arc: C2 H02E0401
arc: C5 H02E0601
arc: CE0 V02S0201
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 Q2
arc: D5 H02E0001
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N3_V06N0003 F0
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1110111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R35C31:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A2 S1_V02N0501
arc: A5 F7
arc: A7 Q7
arc: B0 H01W0100
arc: B2 V02N0301
arc: B5 W1_H02E0101
arc: C0 N1_V01N0001
arc: C2 H02E0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: CE0 S1_V02N0201
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 Q2
arc: D4 V00B0000
arc: D5 F0
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0701 Q5
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111111100001111
word: SLICEC.K1.INIT 1110001011110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C32:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A1 H01E0001
arc: A4 E1_H02W0501
arc: B1 E1_H02W0301
arc: B4 N1_V02S0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 S1_V02N0201
arc: CE0 V02S0201
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D4 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q6
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 H02E0601
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: S3_V06S0103 Q2
arc: V01S0100 Q2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000111110101010
word: SLICEA.K1.INIT 0011111100101110
word: SLICEC.K0.INIT 0000000010110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C33:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 N1_V02S0201
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 H02E0301
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A3 H01E0001
arc: A7 V00T0100
arc: B3 N1_V02S0101
arc: B7 V02N0701
arc: C3 H00L0000
arc: C4 V02S0001
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 N1_V02S0001
arc: D4 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q0
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0701 F7
arc: S1_V02S0401 F4
arc: S3_V06S0203 F4
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 1000111100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C34:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: A3 V02N0701
arc: B1 Q1
arc: B3 S1_V02N0101
arc: C3 E1_H01W0000
arc: C4 Q4
arc: CLK0 G_HPBX0100
arc: D1 H00R0000
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: E1_H01E0001 F4
arc: E1_H02E0101 F1
arc: E1_H02E0601 F4
arc: E3_H06E0103 F2
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 F4
arc: H01W0100 Q3
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0601 F4
arc: V00T0100 Q1
arc: W1_H02W0101 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0111111101010101
word: SLICEA.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C35:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A3 S1_V02N0701
arc: B3 Q3
arc: C3 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 S1_V02N0201
arc: E1_H01E0001 F2
arc: F2 F5B_SLICE
arc: H01W0000 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V06S0303
arc: A0 S1_V02N0501
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H02E0501 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: V01S0000 Q3
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C37:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0203 E3_H06W0103
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C38:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0301 V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: A3 H02E0701
arc: A5 Q5
arc: A6 N1_V02S0301
arc: B3 Q3
arc: B5 H02E0101
arc: B6 H02W0101
arc: C3 N1_V02S0401
arc: C5 S1_V02N0001
arc: C6 V00B0100
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 W1_H02E0201
arc: D5 H02E0001
arc: D6 V02N0401
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q4
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M1 W1_H02E0001
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1110000001000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C39:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 V02S0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S3_V06N0103
arc: W3_H06W0103 V06N0103
arc: A4 W1_H02E0701
arc: A7 S1_V02N0301
arc: B4 H02E0301
arc: B6 V02N0501
arc: B7 W1_H02E0101
arc: C4 Q4
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D4 H02E0201
arc: D6 V00B0000
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 F4
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C40:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0501
arc: W1_H02W0101 V06N0103
arc: B0 H02W0301
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C41:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: A0 V02S0501
arc: A1 V02S0501
arc: A3 S1_V02N0501
arc: A6 W1_H02E0501
arc: B0 H00R0100
arc: B3 H02W0101
arc: B6 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C3 N1_V02S0401
arc: C6 N1_V02S0001
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D3 V02S0201
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: M0 V00T0100
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1111000001000000
word: SLICEA.K0.INIT 1111111100010101
word: SLICEA.K1.INIT 1111111100000101
word: SLICEB.K1.INIT 1100100000001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R35C42:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02S0301
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A2 V00T0000
arc: A7 H02W0501
arc: B0 N1_V02S0101
arc: B2 V02N0101
arc: B7 W1_H02E0301
arc: C0 H02E0601
arc: C2 H00R0100
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 V02N0201
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000010110011
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0100010000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R35C43:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 N1_V02S0701
arc: A2 S1_V02N0501
arc: A3 H00L0100
arc: A5 H02W0501
arc: B0 N1_V02S0101
arc: B2 S1_V02N0301
arc: B3 H02W0301
arc: B4 F3
arc: B5 F3
arc: C0 V02N0401
arc: C2 F4
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: H01W0100 F2
arc: M3 H00L0000
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: V01S0000 F0
word: SLICEB.K0.INIT 1100100010001000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000010000001100
word: SLICEC.K0.INIT 0000110011001100
word: SLICEC.K1.INIT 0000010001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C44:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: A0 F7
arc: A1 H00R0000
arc: A2 W1_H02E0501
arc: A3 H02E0701
arc: A4 V00T0100
arc: A5 V00T0100
arc: A6 N1_V01N0101
arc: A7 W1_H02E0701
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 N1_V02S0701
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C7 V02N0001
arc: D0 N1_V02S0201
arc: D1 F0
arc: D2 H02W0001
arc: D3 N1_V02S0201
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00B0000
arc: N1_V01N0101 F3
arc: N1_V02N0601 F4
arc: S1_V02S0401 F6
arc: W1_H02W0301 F1
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1011001010000010
word: SLICEC.K1.INIT 1011111010001110
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 0000000001001100
word: SLICEB.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0100010000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R35C45:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0701
arc: A2 W1_H02E0501
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 H02E0701
arc: A6 E1_H02W0701
arc: A7 V02S0101
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 V02S0501
arc: B5 E1_H02W0101
arc: B6 N1_V01S0000
arc: B7 E1_H02W0301
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C46:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0201
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0501
arc: A1 H02W0501
arc: A2 W1_H02E0501
arc: A3 V02S0501
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A6 N1_V01S0100
arc: A7 N1_V02S0101
arc: B0 V02S0301
arc: B1 H02E0101
arc: B2 V02S0101
arc: B3 H00L0000
arc: B4 W1_H02E0301
arc: B5 V02S0701
arc: B6 E1_H02W0301
arc: B7 N1_V01S0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C47:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: A4 V00T0000
arc: A5 V00T0000
arc: B4 V00B0100
arc: B5 V00B0100
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: D4 V00B0000
arc: D5 V00B0000
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: M4 W1_H02E0401
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1000111010000100
word: SLICEC.K1.INIT 1101111011010100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C48:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: V00B0000 H02E0601
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: A0 N1_V02S0501
arc: A2 V02S0701
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 H02W0701
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 E1_H02W0101
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 W1_H02E0101
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C49:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0701 H02W0701
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 N1_V02S0701
arc: A1 V02S0501
arc: A2 E1_H02W0701
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 H00R0000
arc: A7 H02W0501
arc: B0 H02E0101
arc: B1 V00B0000
arc: B2 W1_H02E0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 V02N0501
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R35C50:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0003
arc: B3 H02W0101
arc: B5 N1_V01S0000
arc: C3 V02N0401
arc: C5 V02S0001
arc: C6 H02W0401
arc: D3 V02N0001
arc: D5 H00L0100
arc: D6 H01W0000
arc: E1_H02E0101 F3
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
word: SLICEC.K1.INIT 0000000011110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K0.INIT 0000111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R35C51:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02S0701

.tile R35C52:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H02W0401
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A1 E1_H02W0501
arc: A3 E1_H01E0001
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: B1 Q1
arc: B3 N1_V02S0301
arc: B5 N1_V02S0501
arc: C1 E1_H01W0000
arc: C3 V02N0601
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 N1_V02S0001
arc: D3 V01S0100
arc: D5 V00B0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 F5
arc: M0 V00T0100
arc: M1 H00L0100
arc: M3 H00L0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0501 Q5
arc: V00T0100 F3
arc: V01S0100 Q5
arc: W1_H02W0001 F0
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R35C53:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: A0 H00L0000
arc: A2 F7
arc: A3 F5
arc: A5 V00B0000
arc: A7 V02N0301
arc: B0 V00T0000
arc: B2 N1_V02S0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 W1_H02E0301
arc: B7 S1_V02N0501
arc: C0 V02S0401
arc: C2 H02E0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C7 F4
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D5 F2
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q6
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0011000000111111
word: SLICED.K1.INIT 0001000100110000
word: SLICEB.K0.INIT 0101000000010000
word: SLICEC.K1.INIT 1010111110100011
word: SLICEB.K1.INIT 0000000000011101
word: SLICEA.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C54:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02S0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: A1 H02W0701
arc: A3 H02W0701
arc: B1 N1_V02S0301
arc: B3 H02W0101
arc: C1 H02W0401
arc: C3 E1_H02W0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D3 H01E0101
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 H01E0001
arc: M3 H00L0000
arc: M5 W1_H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q3
arc: N1_V02N0301 F3
arc: N3_V06N0303 Q5
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0000000010110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C55:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 H02E0201
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: A6 H02E0701
arc: B6 V02S0701
arc: C6 V02N0201
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D6 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F6 F6_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0201 Q2
arc: N3_V06N0003 Q3
arc: S1_V02S0201 Q0
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0701 Q5
word: SLICED.K0.INIT 0000000000010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C56:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: E3_H06E0103 V06N0103
arc: H00R0100 V02N0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0401 V06S0203
arc: B0 V02N0301
arc: C0 S1_V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C57:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: B3 Q3
arc: B4 V02N0701
arc: C3 H02W0401
arc: C4 Q4
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D3 V02S0201
arc: D4 V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q3
arc: V00B0000 F4
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C58:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: A0 F5
arc: A1 F7
arc: A2 V02N0701
arc: A4 V02N0301
arc: B0 W1_H02E0101
arc: B1 E1_H02W0101
arc: B2 E1_H01W0100
arc: B4 H02E0301
arc: B5 H02W0101
arc: B7 V02S0501
arc: C0 N1_V02S0401
arc: C1 N1_V02S0601
arc: C2 E1_H01W0000
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C6 H02W0401
arc: C7 H02E0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 H01E0101
arc: D2 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: D6 V02S0401
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: V00B0000 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0100110011001100
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0011111100000000
word: SLICEA.K1.INIT 0100110011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C59:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: A1 V02S0701
arc: B0 V02S0101
arc: B1 N1_V02S0101
arc: C0 E1_H02W0601
arc: C1 H02W0601
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 F0
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
arc: S1_V02S0201 Q2
arc: V01S0100 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000001111110011
word: SLICEA.K1.INIT 0001010100010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C60:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 V01N0101
arc: A1 H02E0701
arc: A2 F7
arc: A3 E1_H01E0001
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 H01W0100
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 H01E0101
arc: B7 H01E0101
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 E1_H02W0601
arc: C5 H02W0401
arc: C6 F4
arc: C7 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 F0
arc: D3 V02N0201
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H02W0001
arc: M3 E1_H02W0201
arc: M5 E1_H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q7
arc: N1_V02N0401 F6
arc: S3_V06S0103 F2
arc: V01S0000 Q1
word: SLICEC.K1.INIT 0010000000110000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1100110010101111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0100110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R35C61:PLC2
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: A7 N1_V02S0101
arc: B0 V00T0000
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000000001100
word: SLICED.K1.INIT 0101010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R35C62:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 H01E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601

.tile R35C64:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R35C67:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R35C68:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R35C70:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R35C72:PLC2
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0301
arc: B2 V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C73:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0401 H01E0001
arc: V00B0100 V02N0301
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q6
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 Q0
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C74:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: V00B0100 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: A5 H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: B5 H01E0101
arc: C5 V00T0100
arc: CLK0 G_HPBX0000
arc: D5 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C78:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: H00R0000 H02W0401
arc: V00B0000 H02W0601
arc: A2 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V02N0101
arc: B3 Q3
arc: B4 V01S0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C79:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 W3_H06E0303
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: C6 Q6
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: V00T0000 Q0
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000111100001111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R35C80:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C84:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100

.tile R35C85:PLC2
arc: H00R0000 E1_H02W0401
arc: H01W0000 W3_H06E0103
arc: V00B0100 N1_V02S0101
arc: V00T0100 N1_V02S0501
arc: A2 V00T0000
arc: A7 H00L0000
arc: B2 H00R0000
arc: B7 N1_V02S0501
arc: C0 N1_V01N0001
arc: C2 H02E0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V00T0100
arc: D7 H01W0000
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: V00T0000 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 0011000101010101
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K1.INIT 1100000011001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C86:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R35C87:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02S0201
arc: W1_H02W0401 E1_H01W0000

.tile R35C88:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: A1 N1_V02S0701
arc: B0 E1_H02W0301
arc: B1 Q1
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010100000001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C89:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V06S0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H01W0100
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 N3_V06S0303
arc: A0 H01E0001
arc: A2 F5
arc: A3 F5
arc: A4 V00B0000
arc: A6 E1_H01W0000
arc: A7 H00R0000
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B5 H02E0101
arc: B6 H01E0101
arc: B7 H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 F4
arc: C3 F4
arc: C4 V00T0100
arc: C5 E1_H01E0101
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 F0
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H02W0201
arc: D7 W1_H02E0001
arc: E1_H01E0101 F7
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: V00B0000 F6
arc: V01S0000 Q3
word: SLICED.K1.INIT 0000001000010011
word: SLICED.K0.INIT 0000010100000011
word: SLICEC.K0.INIT 0000001010101010
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000011
word: SLICEC.K1.INIT 1111000000110000
word: SLICEB.K0.INIT 0010000000000100
word: SLICEB.K1.INIT 1111111110110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R35C90:PLC2
arc: N1_V02N0401 H02W0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: A0 H00L0000
arc: B0 H02E0301
arc: C0 H02W0601
arc: C3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D3 N1_V02S0201
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F3
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1100000011100000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R35C91:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0601 N1_V02S0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V02S0601
arc: C0 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C92:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0301 W1_H02E0301
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0601 V06S0303
arc: A2 E1_H01E0001
arc: B0 W1_H02E0301
arc: B2 N1_V02S0101
arc: C0 V02S0601
arc: C2 H00L0000
arc: C5 H02E0601
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 H02E0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F5
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR0 V00T0000
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: V01S0000 F2
arc: W1_H02W0201 F2
word: SLICEC.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000011100010
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111111111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R35C93:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101

.tile R35C94:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 W1_H02E0601
arc: A0 H00R0000
arc: B0 E1_H01W0100
arc: C0 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0100010101000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C95:PLC2
arc: E1_H02E0601 V02S0601
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: B0 E1_H01W0100
arc: C0 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111000011111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R35C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: V00B0100 V02N0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V02S0601
arc: A0 E1_H01E0001
arc: C0 H02E0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111111101010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R35C97:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R35C98:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R36C101:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R36C104:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R36C107:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R36C109:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 V06S0103

.tile R36C10:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R36C110:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0701 H06E0203
arc: V00B0000 H02E0601
arc: C0 V02S0401
arc: C1 H00L0000
arc: C2 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0000
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q0
arc: V01S0100 Q1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R36C111:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000

.tile R36C112:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: W1_H02W0201 E1_H01W0000
arc: CLK0 G_HPBX0500
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C113:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02W0501
arc: A4 H02E0501
arc: B0 V02S0101
arc: B4 V02S0501
arc: C0 E1_H02W0401
arc: C4 H02W0401
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D4 F0
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0601 F4
arc: V00B0100 Q7
arc: V00T0100 Q3
word: SLICEC.K0.INIT 0000000000110111
word: SLICEA.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C114:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 H01E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: A3 F7
arc: A7 V02S0301
arc: B3 H00L0000
arc: C3 F4
arc: C4 S1_V02N0201
arc: C7 S1_V02N0201
arc: D3 H02W0201
arc: D4 V02S0601
arc: D7 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F3
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1110001000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C115:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 W1_H02E0501
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: C2 S1_V02N0601
arc: D2 V02S0201
arc: E1_H02E0001 F2
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R36C116:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: N1_V02N0501 H06E0303
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: C2 V02S0601
arc: D2 H02E0201
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: V01S0000 F2
word: SLICEB.K0.INIT 1111000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R36C117:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0501 W1_H02E0501
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: V00T0000 H02E0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: LSR1 V00T0000
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: V00B0000 Q4
arc: V00B0100 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C118:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: C0 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0500
arc: D0 E1_H02W0001
arc: E1_H02E0001 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R36C119:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02E0301
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: A1 F7
arc: A4 V02S0101
arc: C0 F4
arc: C1 F4
arc: C4 H02E0401
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D4 W1_H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000010100000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0101000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R36C120:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 H01E0001
arc: N1_V02N0301 H01E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203

.tile R36C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 W1_H02E0301
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0701
arc: A0 V01N0101
arc: A2 H02W0701
arc: A4 W1_H02E0701
arc: B0 V00B0000
arc: B1 V01N0001
arc: B2 V02S0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 E1_H01W0000
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 H02E0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0500
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 H01W0000
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0303 Q5
arc: V01S0000 Q1
arc: V01S0100 F0
word: SLICEB.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 1111111011111100
word: SLICEA.K1.INIT 1111110011110000
word: SLICEC.K0.INIT 1111111111111000
word: SLICEC.K1.INIT 1111110011110000
word: SLICED.K0.INIT 1100000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C122:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V06S0203
arc: H00R0100 V02S0501
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: A0 V02N0701
arc: A1 V02S0501
arc: A2 V02N0501
arc: A4 N1_V01S0100
arc: A6 V02S0301
arc: A7 V02S0101
arc: B0 H00R0100
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 V01N0001
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 F1
arc: C0 N1_V01N0001
arc: C1 V02S0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 V01N0101
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0500
arc: D0 W1_H02E0201
arc: D1 N1_V01S0000
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q6
arc: V00B0100 F7
arc: V00T0000 F2
word: SLICEB.K0.INIT 1111111011111100
word: SLICEB.K1.INIT 1111110011110000
word: SLICEC.K0.INIT 1111111011101110
word: SLICEC.K1.INIT 1111110011001100
word: SLICEA.K0.INIT 1010111000001100
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000100000000000
word: SLICED.K1.INIT 0000000001010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C123:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H01E0001
arc: V00B0100 H02W0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: A1 H00R0000
arc: A6 H00L0000
arc: A7 E1_H02W0701
arc: B1 V02S0301
arc: B6 N1_V01S0000
arc: C1 N1_V01S0100
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE1 H02W0101
arc: CLK0 G_HPBX0500
arc: D1 V02S0001
arc: D6 H02E0201
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0301
arc: M0 V00B0100
arc: M2 V00B0000
arc: M6 W1_H02E0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
arc: S1_V02S0201 F0
arc: V00B0000 F6
arc: V01S0100 F0
word: SLICED.K0.INIT 1111111111101100
word: SLICED.K1.INIT 1111111110100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C124:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H02W0401
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0701 V06S0203
arc: A0 H00L0000
arc: A1 V02S0501
arc: A7 V02N0301
arc: B0 H02E0301
arc: B1 V02N0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C6 H02E0601
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0500
arc: D0 H02E0201
arc: D1 H02E0001
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0301 Q1
arc: V01S0100 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111101011110000
word: SLICEA.K0.INIT 1010000011101100
word: SLICEA.K1.INIT 1100000011101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C15:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203

.tile R36C16:PLC2
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R36C17:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: S1_V02S0001 H02W0001
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: B2 H00R0000
arc: C2 H00R0100
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D2 V00B0100
arc: D3 V02N0001
arc: E1_H01E0001 F2
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: M2 W1_H02E0601
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C18:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0201
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: A1 S1_V02N0501
arc: A5 H02W0501
arc: A7 S1_V02N0101
arc: B1 V02N0301
arc: B5 V00B0100
arc: B7 S1_V02N0701
arc: C1 V02N0601
arc: C5 V02N0001
arc: C7 S1_V02N0001
arc: D1 V02N0201
arc: D5 F0
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: N3_V06N0303 F5
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001011000011
word: SLICED.K1.INIT 1100001101000001
word: SLICEC.K1.INIT 1000010000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R36C19:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02W0001
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: A1 N1_V02S0501
arc: A4 V02S0101
arc: B0 W1_H02E0301
arc: B1 V02S0301
arc: B3 N1_V02S0301
arc: B4 V02N0701
arc: B5 N1_V01S0000
arc: C0 S1_V02N0601
arc: C1 F4
arc: C3 F4
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M3 H00R0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0000110000000000
word: SLICEC.K0.INIT 0000000001110111
word: SLICEC.K1.INIT 0000000011001100
word: SLICEB.K1.INIT 1111000000110000
word: SLICEA.K1.INIT 0000000011010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V06S0303
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00T0100 S1_V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: A0 V02S0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02S0001
arc: C5 E1_H02W0401
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0301
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1110101001000000
word: SLICEA.K1.INIT 1010101011001111
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C21:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A5 H02E0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 F1
arc: C0 F4
arc: C1 F4
arc: C2 H02E0601
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 F0
arc: D4 V02S0401
arc: D5 H02W0201
arc: D6 V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1111000001110000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0100000001000000
word: SLICEB.K1.INIT 1111000011111100
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R36C22:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A3 H02W0701
arc: B0 W1_H02E0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B7 V00T0000
arc: C0 V02N0401
arc: C2 H00L0100
arc: C3 H02E0401
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 V02N0001
arc: D3 H02W0001
arc: D7 H02E0201
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICEB.K1.INIT 0000000100000101
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0000110000000000
word: SLICEA.K0.INIT 1011001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C23:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A3 F7
arc: A4 W1_H02E0701
arc: A7 V00T0100
arc: B3 V01N0001
arc: B4 H00L0000
arc: B7 W1_H02E0301
arc: C0 W1_H02E0601
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 V01S0100
arc: D3 H02W0201
arc: D5 V02N0401
arc: D7 H00R0100
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: M2 V00B0000
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 F0
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0001 Q0
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000101000001100
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1101100011011000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1110111011111010
word: SLICEA.K0.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R36C24:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V00T0100
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 V02N0001
arc: CE1 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 H02W0501
arc: M3 H02E0201
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: W1_H02W0101 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R36C25:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 N3_V06S0203
arc: B0 V02S0301
arc: C0 V02N0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C26:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0003 E1_H02W0001
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: A6 V02N0101
arc: A7 V02S0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 H02W0101
arc: B6 V00B0100
arc: B7 V00B0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: C7 N1_V02S0201
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: D6 H02W0201
arc: D7 F0
arc: E1_H01E0101 F7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: V01S0000 F6
word: SLICED.K0.INIT 0000110100001000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000100000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C27:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E1_H02W0401
arc: A0 H00L0100
arc: A3 H02W0701
arc: B0 W1_H02E0101
arc: B3 H02W0301
arc: B6 H02W0301
arc: C0 W1_H02E0401
arc: C3 V02N0601
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D3 H02E0201
arc: D6 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0601 F6
arc: V01S0000 F3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111100000100
word: SLICED.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 0000010101010100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C28:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02W0301
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 V02S0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A3 W1_H02E0501
arc: A4 V02N0301
arc: B0 S1_V02N0301
arc: B1 H02E0101
arc: B2 W1_H02E0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 V02S0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H02E0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 E1_H02W0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F6
word: SLICEA.K0.INIT 1111111111000000
word: SLICEC.K1.INIT 0000000000110000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1110111111001111
word: SLICED.K1.INIT 0000000011000000
word: SLICED.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C29:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: V00B0100 H02E0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 N1_V02S0701
arc: A3 F7
arc: A4 F5
arc: A5 H02E0701
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V01N0001
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B5 N1_V02S0701
arc: B7 V02N0501
arc: C1 E1_H01W0000
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C5 W1_H02E0401
arc: C6 E1_H02W0401
arc: C7 V01N0101
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 V02N0201
arc: D4 F0
arc: D5 S1_V02N0601
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F3
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M1 H00L0100
arc: M3 H00R0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 1111111111111010
word: SLICEA.K0.INIT 0100010011001100
word: SLICEA.K1.INIT 0000010000001100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0010101000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C30:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02N0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: A6 N1_V01N0101
arc: B6 E1_H02W0301
arc: C6 E1_H02W0401
arc: CE0 H00L0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D6 H02W0201
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0401 F6
word: SLICED.K0.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R36C31:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0203 H01E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: A1 H02W0701
arc: A3 N1_V02S0701
arc: A4 V02N0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 V02S0401
arc: C4 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 W1_H02E0201
arc: D4 H02E0001
arc: E1_H02E0001 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: M2 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V00B0000 F4
arc: V01S0000 Q5
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0000001111111111
word: SLICEA.K1.INIT 0010000111001111
word: SLICEB.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0011010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C32:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: V00B0000 H02W0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 N1_V01S0100
arc: A1 N1_V02S0701
arc: A5 Q5
arc: A7 V02S0301
arc: B0 W1_H02E0101
arc: B1 V00B0000
arc: B5 V02S0501
arc: B7 V02N0501
arc: C0 H02W0601
arc: C1 N1_V01S0100
arc: C5 V02N0001
arc: C7 W1_H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 H02W0201
arc: D5 V02S0401
arc: E1_H01E0001 F0
arc: E3_H06E0003 Q3
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M3 H00L0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00B0100 F7
word: SLICED.K1.INIT 1101100011011000
word: SLICEA.K0.INIT 0000001111111111
word: SLICEA.K1.INIT 0101010110010011
word: SLICEC.K1.INIT 0000011100000100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C33:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 H01E0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 V06N0003
arc: A0 H00L0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B2 S1_V02N0301
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H02E0101 Q3
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C34:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02S0301
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A4 V00B0000
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q3
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C35:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 H02W0501
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V06S0303
arc: A5 Q5
arc: A7 Q7
arc: B0 S1_V02N0301
arc: B2 W1_H02E0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: B0 V00T0000
arc: B1 Q1
arc: C5 S1_V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0100
arc: D5 S1_V02N0601
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R36C37:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00T0100 S1_V02N0501
arc: A3 W1_H02E0501
arc: A6 V00T0100
arc: B3 Q3
arc: B6 V00B0000
arc: C3 W1_H02E0601
arc: C6 W1_H02E0401
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D3 V00B0100
arc: D6 V02N0601
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: M3 H00L0100
arc: M5 H02E0001
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 F3
arc: V00B0100 Q5
arc: V01S0100 Q7
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C38:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V02S0101
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02E0701
arc: A4 W1_H02E0701
arc: B1 H02E0101
arc: B4 W1_H02E0301
arc: C1 N1_V01N0001
arc: C4 Q4
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V02N0201
arc: D4 E1_H01W0100
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: V00B0000 F4
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00L0100 H02E0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 V06N0103
arc: A4 H02E0501
arc: B4 N1_V01S0000
arc: C4 W1_H02E0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D4 H02E0201
arc: E1_H02E0401 F4
arc: F4 F4_SLICE
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEC.K0.INIT 1000000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C40:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000

.tile R36C41:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A3 V00B0000
arc: A5 H02W0701
arc: A6 F5
arc: A7 H02E0501
arc: B1 V02N0101
arc: B3 H02W0301
arc: B4 N1_V01S0000
arc: B5 H02W0101
arc: B7 W1_H02E0301
arc: C0 E1_H02W0601
arc: C1 H02W0401
arc: C3 F4
arc: C4 W1_H02E0401
arc: C5 V01N0101
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 N1_V02S0401
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M0 V00T0100
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: S1_V02S0401 F6
arc: V01S0000 Q4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000101001011111
word: SLICEA.K1.INIT 0111001001110111
word: SLICEC.K1.INIT 1110001000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0101000000000000
word: SLICEC.K0.INIT 1111111111110011
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0011001100100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C42:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 V06N0203
arc: H00R0000 V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02S0501
arc: A7 W1_H02E0701
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C7 W1_H02E0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: V01S0000 F7
word: SLICEA.K0.INIT 1111111110101111
word: SLICED.K1.INIT 1010101010001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R36C43:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: A0 E1_H02W0701
arc: A2 V02N0501
arc: A3 H02W0501
arc: A7 H02W0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 F3
arc: B3 H02W0101
arc: B7 E1_H02W0101
arc: C0 V02S0601
arc: C3 V02N0601
arc: C7 S1_V02N0001
arc: D0 H02E0201
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D7 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: N3_V06N0203 F7
arc: S3_V06S0003 F0
word: SLICEA.K0.INIT 0000001000000000
word: SLICEA.K1.INIT 0011001100110011
word: SLICEB.K1.INIT 1110000000100000
word: SLICEB.K0.INIT 0001000100000000
word: SLICED.K1.INIT 0010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R36C44:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 W3_H06E0203
arc: A3 V00T0000
arc: A5 H02W0501
arc: A6 N1_V01S0100
arc: B1 N1_V02S0101
arc: B2 H02E0101
arc: B3 V02S0101
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: C2 H00R0100
arc: C3 H00L0000
arc: C4 W1_H02E0601
arc: C6 V02S0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 W1_H02E0001
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D4 E1_H01W0100
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0301 F1
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V01S0000 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1101110110001000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000011111111
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 0011001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R36C45:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0701 W3_H06E0203
arc: A2 F7
arc: A3 S1_V02N0701
arc: A4 F7
arc: A5 W1_H02E0701
arc: A6 S1_V02N0301
arc: B0 V02S0101
arc: B1 V01N0001
arc: B4 V02S0501
arc: B5 V01S0000
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 V02S0601
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: C7 V02S0001
arc: D0 V00B0100
arc: D2 E1_H02W0001
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0201 F0
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0001 F0
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000000000110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 0001110111100010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 0011110000111100
word: SLICED.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R36C46:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A3 V00T0000
arc: A4 H02W0701
arc: A5 F7
arc: A6 F5
arc: A7 V02N0101
arc: B5 W1_H02E0101
arc: B6 V02N0501
arc: B7 H02W0101
arc: C0 E1_H02W0601
arc: C2 V02N0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C6 F4
arc: C7 H02W0401
arc: D0 S1_V02N0001
arc: D2 F0
arc: D3 W1_H02E0201
arc: D4 N1_V02S0601
arc: D5 N1_V02S0401
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: V01S0100 F2
word: SLICEB.K1.INIT 1111000010100000
word: SLICED.K1.INIT 1011100000000000
word: SLICEC.K0.INIT 1010101000001010
word: SLICEC.K1.INIT 0100010000000000
word: SLICED.K0.INIT 0000001000001010
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R36C47:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A3 H02E0701
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: B3 H02W0301
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 W1_H02E0301
arc: C1 H02E0401
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: C7 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 W1_H02E0001
arc: D3 V02S0001
arc: D4 H01W0000
arc: D5 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F5
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: N3_V06N0003 F0
arc: S1_V02S0201 F2
arc: V01S0000 F1
arc: V01S0100 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0111000011110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 0011000001010000
word: SLICED.K0.INIT 0011110000111100
word: SLICED.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C48:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: A6 H02E0701
arc: B0 H01W0100
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V00B0100
arc: C0 V02S0601
arc: C1 W1_H02E0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 H02W0601
arc: C6 H02E0601
arc: C7 W1_H02E0401
arc: CE0 V02S0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 H00R0000
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: D7 H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: V00T0000 Q0
arc: V01S0100 F3
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 0000111111110000
word: SLICEC.K1.INIT 1001000000001001
word: SLICEC.K0.INIT 1001000000001001
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K1.INIT 0000111111110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICED.K0.INIT 1001000000001001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R36C49:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0100 W1_H02E0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: A1 H00L0000
arc: A4 V00T0100
arc: A6 F5
arc: B1 W1_H02E0101
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: C1 H00L0100
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 E1_H02W0401
arc: C7 H02E0401
arc: D1 S1_V02N0001
arc: D3 E1_H02W0201
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: S3_V06S0303 F5
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000001001
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K0.INIT 0101010110101010
word: SLICEC.K0.INIT 1000010000100001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R36C4:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R36C50:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0701
arc: A3 F5
arc: A5 N1_V01N0101
arc: A6 F7
arc: B0 E1_H01W0100
arc: B2 H02W0101
arc: B3 H00R0100
arc: B5 V02N0501
arc: B6 F3
arc: B7 H02E0301
arc: C0 H00L0100
arc: C2 H02W0401
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: C7 W1_H02E0601
arc: D0 V00T0100
arc: D2 E1_H02W0201
arc: D3 W1_H02E0201
arc: D4 F2
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: S1_V02S0201 F2
arc: V01S0100 F4
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1000010000100001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R36C51:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: H00L0100 H02E0301
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V02N0701
arc: A1 V02S0501
arc: A4 V02N0301
arc: A5 V00T0100
arc: A7 N1_V02S0101
arc: B1 H02W0301
arc: B4 S1_V02N0501
arc: B5 V02N0501
arc: B7 H02E0101
arc: C0 H00R0100
arc: C1 V02S0401
arc: C2 V02N0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 E1_H01E0101
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H00L0100
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: S1_V02S0001 F0
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V00B0100 F7
arc: V01S0100 F2
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1100101011001010
word: SLICEB.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 1000001001000001
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0010101010001000
word: SLICEC.K0.INIT 1100000010001000
word: SLICED.K0.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R36C52:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0100
arc: A3 E1_H01E0001
arc: A6 N1_V01N0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 Q3
arc: B6 E1_H02W0101
arc: C0 E1_H02W0401
arc: C3 H02E0401
arc: C6 N1_V02S0201
arc: CE1 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D3 V00T0100
arc: D6 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: M0 V00B0000
arc: M2 V00B0100
arc: M3 H00R0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
arc: V00B0000 F6
word: SLICED.K0.INIT 0000010000000111
word: SLICEA.K0.INIT 1010111111001100
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C53:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0401 S1_V02N0401
arc: A0 H02E0501
arc: A2 F5
arc: A3 H02W0701
arc: A5 Q5
arc: A6 E1_H02W0701
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B2 H02W0301
arc: B3 H00L0000
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C3 N1_V02S0601
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V00B0100
arc: D3 F0
arc: D5 H02E0201
arc: D6 H01W0000
arc: D7 E1_H02W0201
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M3 H00L0100
arc: M5 E1_H02W0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: S3_V06S0003 F3
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 Q5
arc: W1_H02W0701 F7
word: SLICEC.K1.INIT 0101000001011111
word: SLICEB.K0.INIT 0000001100001010
word: SLICED.K0.INIT 0000101000000010
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0010101010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C54:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H01E0001
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06N0203
arc: A1 E1_H01E0001
arc: A3 E1_H01E0001
arc: A5 Q5
arc: B0 H02W0301
arc: B1 S1_V02N0101
arc: B3 H01W0100
arc: B5 F3
arc: C0 H02W0601
arc: C1 V02N0601
arc: C3 S1_V02N0601
arc: C5 V02N0201
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 F0
arc: D3 W1_H02E0001
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F1
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q1
arc: M1 H00L0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q4
arc: S1_V02S0501 Q5
arc: S3_V06S0303 F5
arc: V00B0100 Q7
word: SLICEA.K0.INIT 0000001111110011
word: SLICEA.K1.INIT 0000011100000100
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C55:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 V00B0000
arc: A7 H02E0501
arc: B0 S1_V02N0301
arc: B1 H02E0101
arc: B2 V02N0301
arc: B3 V02S0301
arc: B4 V01S0000
arc: B5 H01E0101
arc: B6 F3
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02W0601
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C6 F4
arc: C7 E1_H02W0401
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 F2
arc: D2 F0
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F1
arc: V00B0000 Q4
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0010001100000000
word: SLICEA.K0.INIT 0000001100001111
word: SLICEB.K0.INIT 0001010100000000
word: SLICEA.K1.INIT 0000000000100011
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R36C56:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q6
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C57:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A5 V00T0100
arc: B0 W1_H02E0101
arc: B1 V02S0301
arc: B5 W1_H02E0101
arc: C0 H00L0100
arc: C5 V01N0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D5 V02N0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0203 Q4
arc: V00B0100 F5
word: SLICEC.K1.INIT 0000000100100011
word: SLICEA.K0.INIT 1111101001110010
word: SLICEA.K1.INIT 0100010001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C58:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 H02W0701
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N3_V06S0203
arc: A0 H02W0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: C0 H02W0601
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00B0100
arc: F0 F5A_SLICE
arc: LSR0 H02E0301
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: M6 E1_H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q7
arc: N3_V06N0303 Q6
arc: V00T0000 F0
arc: V01S0100 Q6
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1110010011101110
word: SLICEA.K1.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C59:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A1 W1_H02E0701
arc: A3 H02E0501
arc: A6 N1_V01N0101
arc: B1 H01W0100
arc: B3 H02W0101
arc: B6 V02S0701
arc: C1 N1_V01N0001
arc: C3 V02N0401
arc: C6 Q6
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CE2 W1_H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D3 V00B0100
arc: D6 H02E0001
arc: E1_H01E0001 F3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H00R0100
arc: M3 H00R0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: V00B0000 F6
arc: V01S0000 Q1
arc: V01S0100 Q6
word: SLICEB.K1.INIT 0000000001000111
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C60:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 N3_V06S0103
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: A0 E1_H02W0701
arc: A3 H02E0501
arc: A4 H02W0701
arc: A7 F5
arc: B0 H02E0101
arc: B3 H02W0301
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 V02N0401
arc: C3 H02E0401
arc: C4 W1_H02E0601
arc: C5 V02S0201
arc: C7 V00B0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: V01S0000 F2
arc: V01S0100 Q7
word: SLICEC.K1.INIT 0011001100001111
word: SLICED.K1.INIT 0000001100100010
word: SLICEA.K0.INIT 1011111110001100
word: SLICEA.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C61:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 V01N0101
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V02S0601
arc: A0 E1_H01E0001
arc: A3 H00L0100
arc: B0 V00T0000
arc: B3 V01N0001
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 N1_V02S0401
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0000 F0
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M3 H00L0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 F3
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 0000010100000011
word: SLICEA.K0.INIT 1011111110110000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C62:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: W1_H02W0701 H01E0101

.tile R36C63:PLC2
arc: W1_H02W0601 S1_V02N0601

.tile R36C65:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R36C68:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0003 N3_V06S0303

.tile R36C69:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R36C71:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R36C72:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S1_V02N0301

.tile R36C73:PLC2
arc: H00R0100 H02W0501
arc: A1 F5
arc: A2 V02S0501
arc: A3 H02E0701
arc: A5 H02E0501
arc: A7 N1_V01N0101
arc: B2 V02S0101
arc: B3 V02S0301
arc: B5 H00L0000
arc: B7 F3
arc: C2 V02S0601
arc: C3 N1_V01S0100
arc: C5 V00B0100
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 H02E0001
arc: D5 H00R0100
arc: D7 V02S0401
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V00T0100 F1
word: SLICEA.K1.INIT 1111111110101010
word: SLICEC.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000100
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R36C74:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0401 H06E0203
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0003

.tile R36C75:PLC2
arc: W1_H02W0001 S1_V02N0001

.tile R36C77:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R36C78:PLC2
arc: N1_V02N0101 S1_V02N0101

.tile R36C80:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R36C83:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R36C86:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R36C89:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: V01S0100 F0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R36C92:PLC2
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: W3_H06W0203 E3_H06W0103

.tile R36C95:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003

.tile R36C96:PLC2
arc: N1_V02N0301 H01E0101

.tile R36C98:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R37C101:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R37C107:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R37C113:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103

.tile R37C116:PLC2
arc: S3_V06S0203 N1_V01S0000

.tile R37C117:PLC2
arc: N1_V02N0501 E1_H02W0501

.tile R37C119:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: W1_H02W0501 S3_V06N0303

.tile R37C121:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0500
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R37C122:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0301 N1_V02S0301
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B0 H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0500
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V00B0000 Q6
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C123:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02S0201
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E1_H02W0201
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0500
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0501 Q7
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C124:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: B0 V00T0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0500
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C16:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103

.tile R37C17:PLC2
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: A0 V02N0701
arc: A1 H02W0501
arc: A2 V02N0501
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: A6 H02W0501
arc: A7 S1_V02N0301
arc: B0 E1_H01W0100
arc: B1 S1_V02N0301
arc: B3 S1_V02N0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 H02W0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1010101011000000
word: SLICEA.K1.INIT 1110111100100011
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R37C18:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E3_H06W0203
arc: H00L0100 V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 E3_H06W0203
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02S0701
arc: C0 N1_V01N0001
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00B0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: M3 H00L0100
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: V01S0000 Q3
arc: V01S0100 Q5
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C19:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0401 E3_H06W0203
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A3 E1_H02W0501
arc: A4 V02N0301
arc: A6 V02N0301
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02N0301
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02S0001
arc: C5 H02E0601
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 H02E0201
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 F3
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1110110000100000
word: SLICEA.K1.INIT 1110111100100011
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C20:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W3_H06W0003 V01N0001
arc: A1 V02S0501
arc: A3 V02S0501
arc: A5 N1_V01S0100
arc: A7 N1_V01S0100
arc: B5 H02E0101
arc: B7 V00B0000
arc: C1 V02N0401
arc: C3 V02N0401
arc: C5 V02N0201
arc: C7 V00T0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0003 F3
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0011001100110111
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000111100001110
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000010111111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000011111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C21:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E3_H06W0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: B2 V02N0101
arc: C0 V02S0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 S1_V02N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0100 F0
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111000011111111
word: SLICEB.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C22:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02N0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0501
arc: A0 V02N0701
arc: A1 H00L0100
arc: A2 E1_H02W0701
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 H01W0100
arc: B1 E1_H02W0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02E0601
arc: C6 H02W0401
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 H01E0101
arc: D6 V02S0601
arc: D7 V02S0401
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S3_V06S0103 Q1
arc: V01S0100 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100101011111111
word: SLICEA.K1.INIT 1000110010000000
word: SLICED.K1.INIT 1111101010100000
word: SLICED.K0.INIT 1010010101011010
word: SLICEB.K0.INIT 0000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C23:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02S0601
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 E1_H02W0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 V00T0100
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: F0 F0_SLICE
arc: H01W0000 Q3
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M3 H00R0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R37C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 H02W0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 H02W0201
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C7 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: N3_V06N0203 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R37C25:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02S0101
arc: A6 S1_V02N0301
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V00B0100
arc: B6 H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 H02W0401
arc: C6 H01E0001
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 H00L0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: N1_V02N0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100100001000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R37C26:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 N1_V01S0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 H02E0501
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 V00T0000
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0201
arc: D7 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M6 V00B0000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1110111111101100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R37C27:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0000
arc: A2 S1_V02N0701
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 V02N0301
arc: B4 V02N0501
arc: B5 H02E0101
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 H02W0401
arc: C4 S1_V02N0201
arc: C5 N1_V02S0001
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: M3 H00L0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: V01S0000 F0
arc: W1_H02W0201 F0
arc: W1_H02W0701 F7
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0011001111110000
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1010110000000000
word: SLICEC.K1.INIT 1101100000000000
word: SLICEB.K0.INIT 1011100000000000
word: SLICEC.K0.INIT 1110000001000000
word: SLICEA.K1.INIT 1101110101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C28:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V01N0001
arc: W3_H06W0203 E3_H06W0103
arc: A0 F7
arc: A1 H00L0000
arc: A2 H02W0701
arc: A3 V00B0000
arc: A4 F5
arc: A5 H02E0501
arc: A6 F7
arc: A7 V02S0301
arc: B0 F3
arc: B1 V00T0000
arc: B2 N1_V02S0301
arc: B3 Q3
arc: B4 V02S0501
arc: B6 F3
arc: B7 H01E0101
arc: C0 E1_H02W0401
arc: C1 F4
arc: C2 N1_V01N0001
arc: C3 H02W0601
arc: C4 Q4
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 E1_H02W0201
arc: D2 V02S0201
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 E1_H01W0100
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H00R0000
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F0
arc: S1_V02S0201 F0
arc: V01S0100 F1
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0000010100000000
word: SLICEC.K0.INIT 0001010100000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0010000010100000
word: SLICED.K0.INIT 0000010001000100
word: SLICED.K1.INIT 0000000000000100
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111101110111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R37C29:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H01E0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: A4 F5
arc: A5 S1_V02N0301
arc: A7 Q7
arc: B2 E1_H02W0301
arc: B3 Q3
arc: B5 H02E0301
arc: B7 S1_V02N0701
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C7 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H01W0000
arc: D5 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F2
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: V01S0100 F4
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R37C2:PLC2
arc: D3 H02E0001
arc: F3 F3_SLICE
arc: N3_V06N0003 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R37C30:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 E1_H01W0000
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A2 F5
arc: A4 V02N0101
arc: A5 V02S0301
arc: A6 N1_V01N0101
arc: A7 V02N0101
arc: B0 E1_H01W0100
arc: B2 F3
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: B6 V00B0100
arc: B7 H02E0101
arc: C0 V02N0601
arc: C2 N1_V02S0601
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 N1_V02S0001
arc: C6 Q6
arc: C7 V01N0101
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 F2
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: M1 H00R0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q1
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0100 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000110011111100
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000010000
word: SLICEC.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111010111011101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R37C31:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 H02E0701
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A5 Q5
arc: A7 V02S0101
arc: B0 V02S0101
arc: B3 E1_H02W0101
arc: B5 N1_V01S0000
arc: B7 H02W0301
arc: C0 H00R0100
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 E1_H02W0601
arc: C7 W1_H02E0601
arc: CE0 V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V02S0001
arc: D2 S1_V02N0201
arc: D3 H02W0201
arc: D5 V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: H01W0100 Q5
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 V00T0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0003 F0
arc: S1_V02S0201 F0
arc: V00T0100 F1
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 0000111101011111
word: SLICEB.K1.INIT 0010110100011101
word: SLICED.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111110111110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R37C32:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 H02W0501
arc: A5 N1_V02S0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 N1_V02S0101
arc: C1 H00L0000
arc: C3 S1_V02N0401
arc: C5 W1_H02E0401
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 Q2
arc: D3 V02N0001
arc: D5 H02E0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0100 F5
arc: V00T0100 F3
arc: V01S0000 Q2
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 0011001101110111
word: SLICEA.K1.INIT 0011001110010101
word: SLICEB.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R37C33:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: A1 W1_H02E0501
arc: A4 F7
arc: B1 H02E0301
arc: B2 H02E0301
arc: B7 H01E0101
arc: C1 F4
arc: C2 F4
arc: C4 V02N0001
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 V02S0001
arc: D4 W1_H02E0001
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0001 F2
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1100000011000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C34:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 F7
arc: A5 F7
arc: B1 Q1
arc: B2 E1_H02W0101
arc: B5 V02S0501
arc: C1 N1_V01N0001
arc: C5 H02E0401
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 N1_V02S0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 V02N0201
arc: D5 H01W0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 V00T0100
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: V00B0100 Q7
arc: V01S0000 F2
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0011001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C35:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0701
arc: A3 V02N0501
arc: A5 E1_H02W0701
arc: A7 N1_V02S0101
arc: B1 E1_H02W0101
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: B7 W1_H02E0101
arc: C1 N1_V01N0001
arc: C3 H00L0100
arc: C5 H01E0001
arc: C7 V02N0201
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 H02E0201
arc: D5 H01W0000
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q5
arc: H01W0100 F7
arc: M0 V00B0100
arc: M3 W1_H02E0201
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0101 F3
arc: N1_V02N0701 F7
arc: V00B0100 F5
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000000000100000
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C36:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0701
arc: A3 V02N0701
arc: B1 V02N0101
arc: B3 V02S0101
arc: C1 W1_H02E0601
arc: C3 E1_H02W0401
arc: C5 W1_H02E0401
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D3 N1_V02S0201
arc: D5 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F5
arc: E1_H02E0501 Q7
arc: E3_H06E0303 F5
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: M5 H02W0001
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: S3_V06S0303 F5
arc: V00B0100 F5
arc: V01S0000 F1
arc: V01S0100 F2
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000001001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1100000000011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C37:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: A2 W1_H02E0701
arc: A3 H02E0501
arc: A7 N1_V01S0100
arc: B1 V02N0101
arc: B2 V02S0101
arc: B3 Q3
arc: B7 V02N0701
arc: C1 E1_H01W0000
arc: C2 W1_H02E0401
arc: C3 H02E0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 W1_H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q5
arc: E1_H02E0101 F3
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F7
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 W1_H02E0601
arc: M3 H02E0201
arc: M5 H02W0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: N3_V06N0103 F1
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K1.INIT 1000000011001100
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R37C38:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06N0203
arc: A1 H00L0000
arc: A3 W1_H02E0701
arc: A4 H02E0501
arc: A5 Q5
arc: A6 W1_H02E0701
arc: A7 F5
arc: B1 Q1
arc: B3 H00L0000
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 V02N0501
arc: C1 H02W0601
arc: C3 N1_V01N0001
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 Q6
arc: C7 F6
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0201
arc: D3 H01E0101
arc: D4 F2
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 1011001100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C39:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A1 S1_V02N0501
arc: A3 V00T0000
arc: A7 H02W0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B3 Q3
arc: B5 W1_H02E0301
arc: B7 H02E0101
arc: C0 V02S0601
arc: C1 N1_V01N0001
arc: C3 E1_H02W0401
arc: C5 E1_H01E0101
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0201
arc: D1 F0
arc: D3 W1_H02E0201
arc: D5 V02N0601
arc: D7 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0301 Q1
arc: V00T0000 Q0
word: SLICED.K1.INIT 1000000010101010
word: SLICEA.K0.INIT 1100100001000000
word: SLICEA.K1.INIT 0000000000000100
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0011111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C40:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A4 V02S0101
arc: A5 H02W0501
arc: B4 V02S0501
arc: B5 V02N0701
arc: C4 V02N0001
arc: C5 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: MUXCLK2 CLK0
arc: N3_V06N0303 F5
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000101000111011
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R37C41:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 W1_H02E0501
arc: A2 H02W0701
arc: A3 V01N0101
arc: A4 H02E0701
arc: A5 E1_H02W0701
arc: A7 S1_V02N0101
arc: B1 H02W0301
arc: B2 W1_H02E0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B5 V00B0100
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C1 N1_V02S0601
arc: C2 N1_V02S0401
arc: C3 F4
arc: C4 W1_H02E0401
arc: C5 V00T0100
arc: C7 E1_H02W0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 F2
arc: D7 V02S0601
arc: E1_H01E0101 F1
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: V00T0100 Q1
arc: V01S0100 F7
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111111110101
word: SLICEA.K1.INIT 1010111011111111
word: SLICED.K1.INIT 1101000010000000
word: SLICEB.K0.INIT 0000000001001100
word: SLICEC.K1.INIT 0001010100000000
word: SLICEC.K0.INIT 1100110011000100
word: SLICEB.K1.INIT 0011001100110001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R37C42:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 W1_H02E0501
arc: A3 H02E0701
arc: B0 F3
arc: B4 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C3 V02N0601
arc: C4 H02E0401
arc: D0 H01E0101
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: M0 E1_H02W0601
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1011000000110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 0000101010101010
word: SLICEC.K0.INIT 0000110000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R37C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 H02W0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 F5
arc: A1 E1_H02W0501
arc: A2 H02E0501
arc: A5 N1_V01N0101
arc: A6 H00L0000
arc: B0 W1_H02E0101
arc: B1 V02N0301
arc: B2 E1_H02W0301
arc: B3 V02N0301
arc: B5 V02N0501
arc: B6 V02N0501
arc: C0 S1_V02N0601
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 V02S0601
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02W0001
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: D5 V00B0000
arc: D6 E1_H02W0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: N1_V02N0301 F1
arc: S1_V02S0001 F0
arc: S3_V06S0103 Q2
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000010001111
word: SLICEA.K0.INIT 0100010100000101
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000111100110011
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0101000000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R37C44:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: A3 E1_H02W0701
arc: A4 F5
arc: A5 N1_V01S0100
arc: A6 V02N0101
arc: A7 H00R0000
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 V02N0301
arc: B4 F3
arc: B5 S1_V02N0701
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 H02W0601
arc: C4 S1_V02N0201
arc: C5 V00T0000
arc: C6 V02S0201
arc: C7 E1_H02W0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D2 V00B0100
arc: D3 F2
arc: D4 F2
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: N3_V06N0103 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S3_V06S0103 F2
arc: S3_V06S0303 F6
arc: V01S0000 F2
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000011111100
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1100110010000000
word: SLICED.K1.INIT 1010000010101010
word: SLICEA.K0.INIT 1111001111110011
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 0000000001110000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R37C45:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: A1 E1_H01E0001
arc: A3 V02S0501
arc: A5 S1_V02N0301
arc: A6 W1_H02E0701
arc: A7 E1_H02W0501
arc: B0 V00B0000
arc: B1 H02E0301
arc: B3 W1_H02E0301
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 V02S0501
arc: C0 F4
arc: C1 N1_V01S0100
arc: C2 F4
arc: C3 F4
arc: C4 V02S0201
arc: C5 F4
arc: C6 F4
arc: C7 F4
arc: D0 V02N0201
arc: D1 H02W0201
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D4 N1_V02S0401
arc: D5 E1_H02W0201
arc: D6 W1_H02E0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICEA.K1.INIT 0101011010100110
word: SLICEA.K0.INIT 0001111010110100
word: SLICEB.K1.INIT 0001111010110100
word: SLICED.K1.INIT 0001111011010010
word: SLICEC.K1.INIT 0100101101111000
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K0.INIT 0100101101111000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R37C46:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 E1_H02W0401
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: A2 H02E0701
arc: A3 W1_H02E0701
arc: A4 H02E0501
arc: A5 V00B0000
arc: A6 V02N0101
arc: A7 V02S0101
arc: B0 V02S0301
arc: B2 N1_V02S0101
arc: B3 H00R0100
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 H01E0101
arc: B7 H02E0101
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: S1_V02S0701 F5
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R37C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: A0 E1_H01E0001
arc: A1 V02N0501
arc: A2 H00L0100
arc: A3 H02E0701
arc: A4 N1_V01S0100
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 V02N0101
arc: B0 V00B0000
arc: B1 V00T0000
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 V00B0100
arc: B7 N1_V01S0000
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N3_V06N0303 F5
arc: S3_V06S0003 F3
arc: V01S0000 F2
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R37C48:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: A0 V02N0701
arc: A1 V02S0501
arc: A2 V00B0000
arc: A3 H02E0701
arc: A4 S1_V02N0101
arc: A5 N1_V01S0100
arc: A6 V02N0101
arc: A7 V02S0101
arc: B0 V02S0301
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: E1_H01E0001 F3
arc: E1_H02E0701 F7
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0201 F2
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0301 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R37C49:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: V00B0000 E1_H02W0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 N3_V06S0103
arc: A0 H02W0701
arc: A1 E1_H02W0701
arc: A2 V02S0701
arc: A3 E1_H02W0501
arc: A4 E1_H01W0000
arc: A5 N1_V01S0100
arc: A6 V00T0100
arc: A7 H02W0501
arc: B0 V02S0301
arc: B1 W1_H02E0301
arc: B2 H02W0301
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0003 F0
arc: S3_V06S0303 F5
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R37C50:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 H01E0001
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 S1_V02N0701
arc: A1 H00R0000
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B7 W1_H02E0101
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: D6 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: S1_V02S0101 F1
arc: S3_V06S0003 F0
arc: V01S0100 F7
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111110000001100
word: SLICED.K0.INIT 0000111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R37C51:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: A3 H02E0701
arc: A4 V02S0101
arc: A7 F5
arc: B0 V02S0101
arc: B1 H02W0301
arc: B3 E1_H02W0301
arc: B5 H02W0101
arc: B7 N1_V02S0701
arc: C0 V02S0401
arc: C3 V02S0601
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 V00T0100
arc: D0 V02N0201
arc: D1 F0
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M2 V00B0100
arc: N1_V01N0101 F4
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0100 F4
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 0011001111001100
word: SLICED.K1.INIT 0000001000001010
word: SLICEC.K1.INIT 0000110011001100
word: SLICEC.K0.INIT 1111000010101010
word: SLICED.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R37C52:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 W3_H06E0003
arc: A1 H00L0100
arc: A3 V00B0000
arc: A7 V02N0301
arc: B0 V02N0301
arc: B1 W1_H02E0101
arc: B2 E1_H02W0301
arc: B3 W1_H02E0101
arc: B4 E1_H02W0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 H02E0401
arc: D0 W1_H02E0201
arc: D1 W1_H02E0001
arc: D2 W1_H02E0201
arc: D3 W1_H02E0001
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0011000011111100
word: SLICEA.K1.INIT 0111001001110111
word: SLICEB.K0.INIT 0000000011001100
word: SLICEB.K1.INIT 0010001000100111
word: SLICEC.K0.INIT 0011000011111100
word: SLICEC.K1.INIT 0000111111111111
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000010110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R37C53:PLC2
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0501
arc: A2 F5
arc: A3 E1_H02W0501
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: B0 V00B0000
arc: B2 V02S0101
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: C0 N1_V01S0100
arc: C2 W1_H02E0601
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 V00T0100
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 F0
arc: D3 V00T0100
arc: D4 H02W0001
arc: D5 V02N0601
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 F4
arc: M3 H00R0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F2
arc: V00B0000 Q6
arc: V00T0100 Q3
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010101011001111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0111000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C54:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 W1_H02E0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A0 V02S0501
arc: A2 V01N0101
arc: B0 H01W0100
arc: B2 V02S0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V00T0100
arc: D2 Q2
arc: E1_H02E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: M6 W1_H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F0
arc: S1_V02S0201 Q2
arc: S1_V02S0401 Q6
arc: V00T0000 F2
word: SLICEB.K0.INIT 0000000100001101
word: SLICEA.K0.INIT 1100101011111010
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C55:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0001
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: A0 H02W0501
arc: A6 V02N0101
arc: B0 V02N0101
arc: B6 H02E0101
arc: C0 H00L0000
arc: C1 H02W0401
arc: C6 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02E0001
arc: D6 E1_H01W0100
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q1
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 Q1
arc: V00B0000 F6
arc: V01S0100 F0
word: SLICED.K0.INIT 0001000000010101
word: SLICEA.K0.INIT 1011101111110000
word: SLICEA.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C56:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 H02W0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 N3_V06S0203
arc: A1 W1_H02E0701
arc: A2 H02E0501
arc: A3 W1_H02E0501
arc: A5 W1_H02E0501
arc: A6 N1_V01N0101
arc: A7 F5
arc: B1 W1_H02E0101
arc: B2 V01N0001
arc: B3 Q3
arc: B4 E1_H02W0101
arc: B5 S1_V02N0501
arc: B6 V02N0701
arc: B7 V02S0501
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 F4
arc: C4 V00T0100
arc: C5 E1_H01E0101
arc: C6 V02S0001
arc: C7 E1_H02W0601
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 V02N0401
arc: D7 F2
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H02W0001
arc: M3 H00L0000
arc: M4 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F0
arc: S1_V02S0501 Q7
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0100 Q3
arc: W1_H02W0501 Q7
word: SLICEC.K0.INIT 0000111100110011
word: SLICEB.K1.INIT 0001000101010000
word: SLICEC.K1.INIT 0000110100000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1100101011001111
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C57:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: A1 H02W0701
arc: A2 H02W0501
arc: A3 V02N0701
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 F5
arc: A7 Q7
arc: B1 Q1
arc: B2 W1_H02E0301
arc: B3 Q3
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 H02E0301
arc: B7 H02W0301
arc: C1 V02N0401
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 F4
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 H01W0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M3 W1_H02E0201
arc: M4 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0601 Q4
arc: S1_V02S0001 F0
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0000 Q4
word: SLICEB.K0.INIT 0001000110111011
word: SLICEB.K1.INIT 0001000101010000
word: SLICEC.K0.INIT 0000000010110000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1111110100110001
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C58:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02S0701
arc: A2 H02E0701
arc: A3 V02N0501
arc: A7 Q7
arc: B0 H01W0100
arc: B2 H00L0000
arc: B7 V00T0000
arc: C0 H02E0601
arc: C2 N1_V01N0001
arc: C3 N1_V02S0601
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CE1 N1_V02S0201
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V02S0201
arc: D3 V01S0100
arc: D7 V02S0601
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M2 V00B0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: V00T0000 Q2
arc: V01S0000 F2
arc: V01S0100 Q2
word: SLICEB.K1.INIT 0000010110101111
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0010101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C59:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V01N0101
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: A2 E1_H02W0701
arc: A3 F5
arc: A5 N1_V02S0101
arc: A7 E1_H02W0501
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 V02N0101
arc: B3 H01W0100
arc: B5 H00L0000
arc: B7 N1_V01S0000
arc: C0 N1_V01N0001
arc: C2 N1_V01S0100
arc: C3 H00L0100
arc: C5 V02N0001
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 H01E0101
arc: D3 V00T0100
arc: D5 H02E0201
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: V01S0000 Q6
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111011110100010
word: SLICEA.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 0001010100000100
word: SLICED.K1.INIT 0000000010001010
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 1111000011011101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C60:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A1 V02N0501
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: A4 N1_V01N0101
arc: A5 E1_H02W0701
arc: A6 V02S0101
arc: A7 V02S0101
arc: B0 W1_H02E0101
arc: B2 H02W0301
arc: B4 H00L0000
arc: B5 W1_H02E0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 N1_V01S0100
arc: C2 N1_V01N0001
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: C6 V00T0100
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H02E0201
arc: D2 N1_V01S0000
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 F2
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q4
arc: E1_H02E0401 F4
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q7
arc: H01W0100 F3
arc: M0 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q4
arc: N1_V02N0701 F7
arc: S1_V02S0301 Q3
arc: S3_V06S0303 F5
arc: V00T0100 Q3
arc: V01S0000 F1
arc: V01S0100 Q7
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 1111111110101010
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000000100100011
word: SLICEA.K1.INIT 0000010110101111
word: SLICED.K0.INIT 0000001000010011
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0111000000000000
word: SLICEC.K1.INIT 1000000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C61:PLC2
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N3_V06S0203
arc: A3 V02S0501
arc: A4 H02E0701
arc: B3 H01W0100
arc: B4 V01S0000
arc: C3 V02N0401
arc: C4 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D3 V02S0201
arc: D4 H01W0000
arc: E1_H01E0101 Q1
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: M1 E1_H02W0001
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
word: SLICEB.K1.INIT 0000000011010000
word: SLICEC.K0.INIT 1011101110001011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C62:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 H01E0101

.tile R37C63:PLC2
arc: S3_V06S0003 H06E0003
arc: W1_H02W0001 W3_H06E0003

.tile R37C68:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R37C69:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R37C89:PLC2
arc: E3_H06E0103 N1_V01S0100

.tile R37C95:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R38C101:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R38C103:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R38C104:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R38C105:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R38C107:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R38C109:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R38C110:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R38C111:PLC2
arc: E1_H02E0601 W3_H06E0303

.tile R38C112:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R38C113:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: N1_V02N0201 N3_V06S0103

.tile R38C114:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0201 N3_V06S0103

.tile R38C115:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0501
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0500
arc: D7 H02E0001
arc: E1_H01E0001 Q6
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q4
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 W1_H02E0301
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
word: SLICED.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C116:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N3_V06N0203 W3_H06E0203
arc: A0 H01E0001
arc: A1 H00R0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 H00R0000
arc: D1 H02E0001
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R38C117:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: S1_V02S0201 W1_H02E0201

.tile R38C118:PLC2
arc: H00R0000 H02W0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0500
arc: E3_H06E0303 Q6
arc: M6 H02E0401
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C119:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0601 W3_H06E0303

.tile R38C121:PLC2
arc: N1_V02N0201 W1_H02E0201

.tile R38C122:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: A0 V02N0701
arc: A1 V01N0101
arc: B0 V02S0301
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0500
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111111011101110
word: SLICEA.K1.INIT 1111101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C123:PLC2
arc: E1_H02E0101 H01E0101
arc: H00R0000 N1_V02S0401
arc: V00B0100 N1_V02S0101
arc: A0 V02S0501
arc: C0 H02E0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0500
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1010000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C124:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: A0 H00L0000
arc: B0 W1_H02E0101
arc: C0 H02W0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1110110011101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C12:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R38C15:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R38C17:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: V00B0100 H02W0501
arc: A1 E1_H02W0701
arc: A2 H00L0100
arc: A3 E1_H02W0501
arc: B0 H01W0100
arc: C0 H02W0401
arc: C2 H02W0401
arc: CE0 V02N0201
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 H00R0000
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: V00T0100 Q1
arc: V01S0100 Q6
word: SLICEA.K1.INIT 1010101010101010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1010101010101010
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C18:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 H01E0101
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 V01N0001
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A2 V00B0000
arc: B0 H01W0100
arc: C0 N1_V02S0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q4
arc: V00B0100 Q7
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C19:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0003
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: B2 W1_H02E0301
arc: C2 F4
arc: C4 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 Q2
arc: D4 H01W0000
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q5
arc: M0 H01E0001
arc: M1 W1_H02E0001
arc: M5 H00L0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q7
arc: V01S0000 Q7
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 1111001111110000
word: SLICEC.K0.INIT 1111111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C20:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: A0 N1_V02S0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: B0 E1_H01W0100
arc: B1 E1_H02W0101
arc: B2 E1_H01W0100
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B5 N1_V02S0501
arc: C1 H02W0401
arc: C4 V00T0100
arc: C5 H02W0401
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00T0100
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0003 F3
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0101010101010111
word: SLICEC.K1.INIT 0101010101010100
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 0011001100110011
word: SLICEA.K0.INIT 0011001101110111
word: SLICEA.K1.INIT 0011001100110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C21:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 E1_H02W0501
arc: A2 F5
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: B0 E1_H02W0301
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 W1_H02E0301
arc: B4 W1_H02E0101
arc: B5 E1_H02W0101
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 F4
arc: C1 H02W0601
arc: C2 H00L0000
arc: C3 V02S0601
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 S1_V02N0001
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: N3_V06N0103 F1
arc: S1_V02S0501 F7
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1100110001010000
word: SLICEC.K1.INIT 0011000111110101
word: SLICEB.K0.INIT 1110001000101110
word: SLICEA.K1.INIT 1000101110001000
word: SLICEB.K1.INIT 1101000011011101
word: SLICEC.K0.INIT 1101110100001101
word: SLICED.K0.INIT 1111110011000000
word: SLICED.K1.INIT 1100001100111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R38C22:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06S0203
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A5 V02N0301
arc: A6 S1_V02N0101
arc: B1 Q1
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 V02S0601
arc: C2 H02W0401
arc: C3 H02W0601
arc: C4 S1_V02N0001
arc: C5 E1_H02W0401
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 E1_H02W0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: M0 E1_H02W0601
arc: M1 W1_H02E0001
arc: MUXCLK0 CLK0
arc: N1_V02N0201 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 F2
arc: V01S0100 F4
word: SLICEA.K0.INIT 1010111110101010
word: SLICEA.K1.INIT 0000101100001010
word: SLICED.K0.INIT 1111101010100000
word: SLICEB.K1.INIT 1100001100111100
word: SLICED.K1.INIT 1111110011000000
word: SLICEB.K0.INIT 1111110011000000
word: SLICEC.K0.INIT 1100001100111100
word: SLICEC.K1.INIT 1010010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R38C23:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: A3 V00T0000
arc: B5 W1_H02E0101
arc: C3 H02E0601
arc: C5 N1_V02S0001
arc: D3 N1_V02S0001
arc: D5 E1_H02W0201
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R38C24:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0701 N1_V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: B4 V02N0501
arc: C4 N1_V02S0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D4 S1_V02N0601
arc: E3_H06E0303 Q5
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0000 Q5
arc: LSR0 E1_H02W0501
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
word: SLICEC.K0.INIT 0000000000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R38C25:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0301 V01N0101
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 N1_V02S0101
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 H02E0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0000
arc: C3 H00L0100
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R38C26:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: A6 E1_H01W0000
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B6 V02S0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00B0100
arc: C5 V02S0201
arc: C6 V02N0001
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02E0201
arc: D6 F0
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: MUXCLK0 CLK1
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100100000001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R38C27:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0401
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V01N0101
arc: C5 V02S0001
arc: C7 E1_H01E0101
arc: CE0 E1_H02W0101
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H00L0100
arc: D7 H00R0100
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 V00B0100
arc: LSR1 E1_H02W0501
arc: M1 E1_H02W0001
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: V00B0100 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R38C28:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 H01E0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0303 N1_V01S0100
arc: A1 V02S0701
arc: A2 H00L0100
arc: A7 V02N0101
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B7 N1_V02S0701
arc: C1 H02E0601
arc: C2 N1_V02S0601
arc: C7 V00T0100
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D2 V02N0201
arc: D7 H01W0000
arc: E1_H01E0001 Q4
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0100 F7
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R38C29:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 H01E0001
arc: A2 H02E0701
arc: A3 V01N0101
arc: A4 F5
arc: A5 N1_V02S0301
arc: A6 V02N0301
arc: A7 F5
arc: B1 E1_H02W0101
arc: B2 F3
arc: B3 H02E0101
arc: B4 W1_H02E0301
arc: B5 N1_V02S0701
arc: B6 V02N0501
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C2 N1_V02S0401
arc: C3 W1_H02E0601
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 E1_H02W0001
arc: D2 H02E0001
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 V02S0601
arc: D6 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F4
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F4
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111110100000
word: SLICEC.K1.INIT 0010000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000000000100000
word: SLICEB.K0.INIT 0000010001000100
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C30:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: A0 V02S0501
arc: A1 H02W0501
arc: A2 F5
arc: A5 N1_V01S0100
arc: A6 F7
arc: A7 E1_H02W0501
arc: B0 V02S0101
arc: B2 V02N0101
arc: B5 N1_V01S0000
arc: B6 V00B0100
arc: B7 W1_H02E0301
arc: C0 V02N0601
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C5 H02E0601
arc: C6 H01E0001
arc: C7 S1_V02N0001
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 F0
arc: D5 V02N0601
arc: D6 E1_H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H02E0001 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: S1_V02S0001 F2
arc: S1_V02S0301 F1
arc: S3_V06S0103 F2
arc: V01S0100 Q2
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0010000010100000
word: SLICEA.K1.INIT 1111101011111010
word: SLICEC.K1.INIT 0000000000000010
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1110101011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R38C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02S0301
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
arc: A3 V00B0000
arc: B2 E1_H02W0101
arc: B3 H02W0101
arc: B5 W1_H02E0101
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C5 H02E0601
arc: C7 N1_V02S0201
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D2 H02E0201
arc: D3 H02E0201
arc: D5 H02W0201
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H02E0201 F2
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00B0100
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: S1_V02S0101 Q3
arc: V01S0000 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000001111111111
word: SLICEB.K1.INIT 0100000110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R38C32:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00L0100
arc: A3 F7
arc: A4 V02S0301
arc: A7 V02S0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: B3 H00R0000
arc: B4 S1_V02N0501
arc: B5 V02S0701
arc: B6 V02S0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 F4
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 V01N0001
arc: D6 H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: LSR0 W1_H02E0501
arc: M0 V00B0100
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: S3_V06S0203 F7
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000001111111111
word: SLICEA.K1.INIT 0010000111001111
word: SLICED.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 0000101111111011
word: SLICEB.K0.INIT 1100111100000000
word: SLICEB.K1.INIT 1011101111110011
word: SLICED.K1.INIT 0000000000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C33:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N3_V06S0303
arc: A1 H01E0001
arc: A2 V02S0501
arc: A3 F7
arc: A4 V02N0101
arc: A5 V02S0301
arc: A7 V02S0301
arc: B1 V01N0001
arc: B4 H02E0101
arc: B5 H02W0101
arc: B7 H02W0101
arc: C1 W1_H02E0601
arc: C2 F4
arc: C3 F4
arc: C4 V00T0000
arc: C5 H02E0601
arc: C6 Q6
arc: C7 H02E0601
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0101 Q6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F2
arc: V00B0000 F6
arc: V01S0100 F7
arc: W1_H02W0001 F0
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICEC.K1.INIT 1000100011000000
word: SLICED.K1.INIT 0001000100000011
word: SLICEC.K0.INIT 0100010111101111
word: SLICEB.K0.INIT 1111111101010000
word: SLICEB.K1.INIT 0000000011111010
word: SLICED.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C34:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 H01E0101
arc: A1 V02S0701
arc: A4 H02W0701
arc: B1 V02S0101
arc: B4 N1_V01S0000
arc: C1 H02W0401
arc: C4 V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D4 F0
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0100
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1000000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R38C35:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 N3_V06S0303
arc: A1 H02E0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: C0 H02E0401
arc: C1 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 V01S0100
arc: F0 F5A_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1100111111111111
word: SLICEA.K1.INIT 0000000011011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C36:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0701
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B2 H00R0000
arc: B3 Q3
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C37:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H02W0201
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q4
arc: S1_V02S0001 Q0
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C38:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 S1_V02N0401
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: B1 Q1
arc: B2 H01W0100
arc: C6 Q6
arc: C7 V00T0000
arc: CLK0 G_HPBX0100
arc: D7 E1_H01W0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: V00B0100 F7
arc: V01S0000 Q1
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R38C39:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: A2 H02E0701
arc: B2 E1_H02W0101
arc: C1 H02W0401
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D2 V02N0201
arc: E1_H01E0101 Q2
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F1
arc: N1_V02N0101 F1
arc: N3_V06N0103 Q1
arc: S1_V02S0101 F1
arc: S3_V06S0103 F1
arc: V01S0100 F1
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F1
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1111111111011101
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R38C3:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R38C40:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 W1_H02E0701
arc: A2 F5
arc: A5 V00T0100
arc: B0 V00B0000
arc: B2 H02E0101
arc: B5 H01E0101
arc: C0 E1_H01W0000
arc: C1 F4
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 F2
arc: D1 F2
arc: D2 E1_H02W0001
arc: D4 V02S0401
arc: D5 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 W1_H02E0001
arc: M2 W1_H02E0601
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F4
arc: N3_V06N0203 F4
arc: S1_V02S0001 Q2
arc: S1_V02S0401 Q4
arc: V00B0000 F4
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0011101100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000010001000
word: SLICEC.K0.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C41:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00T0000 H02W0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0701
arc: A2 F5
arc: A3 F5
arc: A4 V02N0101
arc: A5 H02W0501
arc: A6 E1_H02W0701
arc: A7 H02E0501
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B7 H02E0301
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 H02W0601
arc: C7 V02S0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 F2
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0301
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0601 F6
arc: V00B0100 F7
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 1110000001000000
word: SLICEC.K1.INIT 1010100000001000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0011000011110000
word: SLICEA.K1.INIT 0001000000110000
word: SLICEB.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICED.K0.INIT 0101111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C42:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 F5
arc: A4 V02S0101
arc: B0 H00R0100
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: C0 E1_H02W0601
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 V00B0100
arc: C7 V02N0001
arc: D0 H00R0000
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: M0 H02W0601
arc: M1 W1_H02E0001
arc: M2 H02W0601
arc: N1_V01N0001 F1
word: SLICEA.K0.INIT 1111000100000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R38C43:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0501
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H02W0001
arc: A0 W1_H02E0501
arc: A1 H02E0501
arc: A3 S1_V02N0501
arc: A4 W1_H02E0701
arc: B0 H02E0301
arc: B1 Q1
arc: B3 V02N0101
arc: B5 V02S0501
arc: B6 V02S0501
arc: C0 H00L0100
arc: C3 H02W0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: D2 H02W0201
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR0 W1_H02E0301
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N3_V06N0103 F2
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000001010000
word: SLICEA.K0.INIT 1111110111011101
word: SLICEA.K1.INIT 1000100011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000100000001111
word: SLICEC.K1.INIT 0000000000001100
word: SLICED.K0.INIT 0000110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C44:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: A0 V02S0701
arc: A1 H02E0501
arc: A2 F5
arc: A3 F5
arc: A4 V02N0101
arc: A5 N1_V01S0100
arc: A6 F7
arc: A7 V00T0100
arc: B1 V02S0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 H02E0301
arc: B7 H02E0301
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H01E0001
arc: C5 V00T0100
arc: C6 F4
arc: C7 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 H01E0101
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 N1_V02S0401
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M2 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: S1_V02S0401 F6
arc: V01S0100 F2
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1110000001000000
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000101000000000
word: SLICEA.K1.INIT 0100000011000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0010101010101010
word: SLICEB.K1.INIT 0010101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R38C45:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A3 N1_V02S0701
arc: A5 H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B4 N1_V02S0701
arc: B5 H00R0000
arc: B6 N1_V02S0501
arc: B7 N1_V02S0701
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V01S0100
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 H02W0601
arc: C6 V02S0001
arc: C7 V02S0201
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D3 V00T0100
arc: D4 V01N0001
arc: D5 H02W0001
arc: D6 V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 V00B0100
arc: S1_V02S0701 F7
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 0010101010101010
word: SLICEA.K1.INIT 0000100010101010
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1111001111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R38C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 W1_H02E0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H01E0001
arc: A2 H02W0501
arc: A3 N1_V02S0501
arc: A4 E1_H02W0501
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 N1_V02S0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 H01E0101
arc: B5 V00B0100
arc: B6 V01S0000
arc: B7 V00B0000
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R38C47:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V00B0000
arc: A6 H02W0701
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 H00R0100
arc: B2 H02E0101
arc: B3 W1_H02E0301
arc: B4 V02N0701
arc: B5 V00B0100
arc: B6 N1_V02S0501
arc: B7 W1_H02E0101
word: SLICED.K1.INIT 1001100110011100
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R38C48:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V01N0101
arc: A4 W1_H02E0501
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 N1_V02S0101
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 H00R0100
arc: B3 V02N0301
arc: B4 V00B0100
arc: B5 W1_H02E0301
arc: B6 H02W0101
arc: B7 H02W0301
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R38C49:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 W3_H06E0303
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 V00B0000
arc: A3 E1_H02W0501
arc: A4 V02S0301
arc: A5 E1_H01W0000
arc: A6 V02N0101
arc: A7 H02W0501
arc: B0 V00T0000
arc: B1 W1_H02E0101
arc: B2 N1_V02S0101
arc: B3 H00R0100
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: B6 N1_V02S0501
arc: B7 E1_H02W0101
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R38C50:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: A2 V01N0101
arc: A3 V00T0000
arc: A6 F7
arc: B2 H02W0301
arc: B3 V02N0301
arc: B7 V00B0000
arc: C7 H02W0401
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: H01W0100 F6
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111110000001100
word: SLICED.K0.INIT 0101010110101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R38C51:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V02N0501
arc: A3 N1_V02S0701
arc: A4 W1_H02E0701
arc: A5 V02S0301
arc: A7 F5
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 H02E0101
arc: B3 V02S0301
arc: B5 W1_H02E0101
arc: B6 V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C4 V02S0001
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V00B0100
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 N1_V02S0401
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F3
arc: H01W0100 F6
arc: M0 H01E0001
arc: N1_V01N0101 F7
arc: N3_V06N0003 F0
arc: S1_V02S0001 F2
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1100110010101010
word: SLICED.K1.INIT 0101010110101010
word: SLICEA.K0.INIT 1101010000101011
word: SLICEA.K1.INIT 0010101111010100
word: SLICEB.K0.INIT 1011000010000000
word: SLICEB.K1.INIT 1110111001000100
word: SLICED.K0.INIT 0011001111001100
word: SLICEC.K0.INIT 0101000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R38C52:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: A1 W1_H02E0701
arc: A2 V02N0501
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 H02W0501
arc: A6 V02S0301
arc: A7 H02E0501
arc: B1 V02S0101
arc: B2 V01N0001
arc: B3 W1_H02E0101
arc: B4 H02W0301
arc: B5 N1_V02S0701
arc: B7 W1_H02E0101
arc: C1 S1_V02N0601
arc: C2 H02E0401
arc: C3 W1_H02E0401
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 W1_H02E0601
arc: C7 N1_V02S0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 H02W0001
arc: D4 N1_V02S0401
arc: D5 H02E0201
arc: D6 N1_V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0000
arc: N1_V01N0101 F5
arc: S1_V02S0301 F3
arc: V00B0000 F4
arc: V01S0000 F0
arc: V01S0100 F6
word: SLICEC.K0.INIT 1000010000100001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001000000001001
word: SLICED.K1.INIT 1010100000100000
word: SLICEB.K1.INIT 1010100000100000
word: SLICED.K0.INIT 0000010100001111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R38C53:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 H01E0101
arc: A0 E1_H01E0001
arc: A2 V02S0701
arc: B0 H02W0101
arc: B2 H00L0000
arc: B3 H00R0000
arc: C0 V02S0601
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: M0 V00T0000
arc: M2 V00T0000
arc: M5 H02E0001
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00B0100 Q5
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 0000110000111111
word: SLICEA.K0.INIT 0000001000001110
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C54:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 N3_V06S0303
arc: A0 H00R0000
arc: A1 N1_V02S0701
arc: A2 F5
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A5 H02W0701
arc: A7 H02E0701
arc: B0 W1_H02E0301
arc: B1 V00B0000
arc: B3 H00R0100
arc: B4 H00L0000
arc: B5 V01S0000
arc: B7 H02W0301
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 V00B0100
arc: C7 W1_H02E0401
arc: CE1 H00L0100
arc: CE2 N1_V02S0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 F0
arc: D2 V01S0100
arc: D3 H01E0101
arc: D4 H01W0000
arc: D5 H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0100 Q5
arc: H01W0000 F3
arc: H01W0100 Q6
arc: M2 V00T0000
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: V00B0100 Q5
arc: V01S0000 Q6
word: SLICEB.K1.INIT 0000000010001010
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1101110110001101
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000101010101010
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C55:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: V00T0000 V02S0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: A1 N1_V02S0501
arc: B1 H02W0301
arc: C1 H00L0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 W1_H02E0201
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: LSR1 E1_H02W0501
arc: M0 H01E0001
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C56:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V02S0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 F7
arc: A2 V02S0501
arc: A5 H02E0701
arc: A7 F5
arc: B0 H02W0101
arc: B2 H01W0100
arc: B5 N1_V02S0701
arc: B7 V02N0701
arc: C0 H02E0601
arc: C2 H02E0401
arc: C5 H02W0601
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D2 H02E0201
arc: D5 V02N0401
arc: D7 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: M2 V00B0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0100110011001100
word: SLICEA.K0.INIT 1110101011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R38C57:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A1 H01E0001
arc: A2 E1_H01E0001
arc: B0 H01W0100
arc: B1 V00T0000
arc: B2 N1_V02S0101
arc: C0 N1_V02S0401
arc: C1 H00L0000
arc: C2 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 V01S0100
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q6
arc: V00T0000 F0
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0010101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C58:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203

.tile R38C59:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0601 V06S0303
arc: A1 H02W0501
arc: A3 W1_H02E0501
arc: A4 V00T0100
arc: A5 F7
arc: A6 V00T0100
arc: A7 N1_V01S0100
arc: B1 H01W0100
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 V01S0000
arc: C1 H00L0000
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 F4
arc: C6 H02W0401
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 F0
arc: D6 E1_H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: M0 E1_H02W0601
arc: M1 H02W0001
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: S3_V06S0303 F5
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q4
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0100110011001100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C60:PLC2
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 V06S0103
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: A2 F7
arc: A3 V00T0000
arc: A4 F5
arc: A5 Q5
arc: A6 N1_V01S0100
arc: A7 W1_H02E0701
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 E1_H02W0301
arc: B3 H02W0101
arc: B4 V02S0701
arc: B5 F3
arc: B6 N1_V02S0501
arc: B7 V00B0100
arc: C0 W1_H02E0601
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C4 H01E0001
arc: C5 H02W0401
arc: C6 N1_V02S0001
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 N1_V02S0001
arc: D2 H01E0101
arc: D3 N1_V01S0000
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 H01W0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0401 F4
arc: S1_V02S0201 Q2
arc: S3_V06S0103 F2
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000011100000100
word: SLICEC.K1.INIT 0010000000110000
word: SLICEC.K0.INIT 1100110010101111
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0100110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C61:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02S0501
arc: A1 E1_H01E0001
arc: A2 F7
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 V02S0101
arc: B2 V02S0301
arc: B5 H02E0101
arc: B7 V01S0000
arc: C0 N1_V01N0001
arc: C1 W1_H02E0401
arc: C2 V02S0401
arc: C5 N1_V02S0001
arc: C7 S1_V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 F2
arc: D2 Q2
arc: D5 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q2
arc: M2 V00T0000
arc: MUXCLK1 CLK0
word: SLICEC.K1.INIT 0011001100001111
word: SLICED.K1.INIT 0000000000101110
word: SLICEB.K0.INIT 0100010000000100
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1111001111010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C62:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003

.tile R38C63:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: W3_H06W0103 E1_H01W0100
arc: CLK0 G_HPBX0600
arc: LSR0 H02E0301
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0401 Q4
arc: S3_V06S0203 Q4
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C64:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: W1_H02W0501 E1_H02W0501

.tile R38C65:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R38C66:PLC2
arc: W1_H02W0501 E3_H06W0303

.tile R38C68:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003

.tile R38C69:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: S3_V06S0103 N3_V06S0103

.tile R38C70:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R38C71:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R38C72:PLC2
arc: N1_V02N0301 H01E0101
arc: V00T0000 H02W0201
arc: CLK0 G_HPBX0600
arc: E1_H02E0601 Q6
arc: LSR0 H02E0501
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C73:PLC2
arc: V00T0100 N1_V02S0501
arc: C0 H00L0000
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0100 F7
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C74:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02N0601
arc: V00T0000 N1_V02S0401
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: LSR0 V00T0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W3_H06W0003 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C75:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003

.tile R38C76:PLC2
arc: W1_H02W0001 N3_V06S0003

.tile R38C77:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile R38C78:PLC2
arc: N1_V02N0101 H01E0101

.tile R38C80:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R38C81:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R38C83:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R38C86:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R38C87:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R38C89:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003

.tile R38C92:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R38C93:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R38C95:PLC2
arc: E1_H02E0201 V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R38C97:PLC2
arc: D3 W1_H02E0201
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R38C98:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R38C99:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R39C114:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R39C116:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R39C122:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203

.tile R39C123:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103

.tile R39C17:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: V00B0100 H02W0501
arc: B0 H01W0100
arc: C0 H00L0000
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: M0 H02W0601
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00T0000 Q2
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111110000110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C18:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: V00B0000 H02W0401
arc: V00T0000 V02S0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: A4 E1_H01W0000
arc: A7 V02N0101
arc: B0 V00T0000
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B5 V02N0701
arc: B6 V00B0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H01E0001
arc: MUXCLK0 CLK0
arc: S1_V02S0701 F5
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C19:PLC2
arc: H00R0000 H02W0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 N3_V06S0003
arc: B0 E1_H01W0100
arc: B4 H02E0101
arc: C5 H02E0401
arc: C6 H01E0001
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C20:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 W1_H02E0301
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: A1 H01E0001
arc: C0 V02N0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C21:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E1_H01W0100
arc: V00T0000 V02N0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: A3 V01N0101
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 E1_H02W0501
arc: A7 H02W0501
arc: B0 H02E0301
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: B6 V02N0501
arc: B7 V02N0701
arc: CLK0 G_HPBX0300
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100110011001100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C22:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 V02S0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: A0 V01N0101
arc: A1 V02S0501
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A4 N1_V01S0100
arc: A5 E1_H01W0000
arc: A6 H02W0701
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 V02S0301
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 S1_V02N0501
arc: CLK0 G_HPBX0300
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C23:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 H06W0303
arc: V00B0000 V02S0001
arc: W1_H02W0501 V02N0501
arc: W3_H06W0303 E3_H06W0303
arc: B3 V02N0101
arc: B4 H02W0101
arc: B7 H02W0101
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C4 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D2 H01E0101
arc: D3 H02E0201
arc: D4 V01N0001
arc: D7 V01N0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
arc: S1_V02S0101 F3
arc: V01S0100 F2
arc: W1_H02W0201 F2
arc: W1_H02W0701 F7
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 0011000011110000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1100001100111100
word: SLICED.K1.INIT 1111110011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R39C24:PLC2
arc: H00L0000 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 H02W0501
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 S1_V02N0501
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 V00T0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: C2 H00L0000
arc: C3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111111111001100
word: SLICEB.K0.INIT 1101100001010000
word: SLICEB.K1.INIT 1111101001110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R39C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 H01E0101
arc: H00L0000 H02E0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B2 H00R0000
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: S1_V02S0101 Q3
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C26:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A2 E1_H01E0001
arc: A5 Q5
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: B7 V00T0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S3_V06S0303 Q6
arc: V00B0000 Q6
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C27:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06E0003
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A4 F7
arc: A5 V00B0000
arc: A7 V02N0301
arc: B4 V01S0000
arc: B5 H02E0301
arc: B7 H02E0101
arc: C4 Q4
arc: C5 V02N0001
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D4 E1_H01W0100
arc: D5 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M1 H02E0001
arc: M3 H02W0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1110000001000000
word: SLICED.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0000000000000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C28:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 E1_H02W0301
arc: A1 H01E0001
arc: A3 V00B0000
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 F3
arc: B3 N1_V02S0101
arc: B6 V02S0501
arc: B7 F3
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C3 H02E0401
arc: C6 V02S0201
arc: C7 H01E0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 F0
arc: D3 V02S0001
arc: D6 H02E0001
arc: D7 F0
arc: E1_H01E0001 Q6
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: V01S0000 F1
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0111001101010000
word: SLICED.K0.INIT 0000000000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R39C29:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 E1_H02W0301
arc: W3_H06W0303 V06S0303
arc: A0 E1_H02W0701
arc: A1 H01E0001
arc: A3 H01E0001
arc: A4 H02E0701
arc: A5 N1_V01N0101
arc: A7 F5
arc: B0 V00T0000
arc: B1 N1_V02S0301
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B4 N1_V02S0701
arc: B5 N1_V02S0501
arc: B6 F3
arc: B7 N1_V01S0000
arc: C0 H00R0100
arc: C1 V02S0401
arc: C2 F4
arc: C3 H02W0401
arc: C4 Q4
arc: C5 V00T0100
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 N1_V02S0001
arc: D2 Q2
arc: D3 V02S0201
arc: D4 H01W0000
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0501 Q7
arc: S1_V02S0101 F1
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0011000011110000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0111111100000000
word: SLICEA.K1.INIT 0000001000000000
word: SLICEB.K1.INIT 0000000000100000
word: SLICED.K0.INIT 0000000011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R39C30:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 N3_V06S0003
arc: A0 F7
arc: A5 F7
arc: A7 N1_V02S0301
arc: B3 H00R0000
arc: B4 V02S0701
arc: B7 H02E0301
arc: C0 H02E0401
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C5 H02E0401
arc: C7 W1_H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 V00T0100
arc: D3 F2
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D7 N1_V02S0401
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F3
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 0000000000001010
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K1.INIT 1111110011110000
word: SLICEC.K1.INIT 0000101000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C31:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0301
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: A1 H02E0501
arc: A3 H02E0501
arc: B0 V02S0101
arc: B3 V02S0101
arc: B6 H02E0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 V02N0401
arc: C6 H02E0401
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 H02E0001
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0103 F2
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C32:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 W1_H02E0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A5 N1_V02S0101
arc: B0 V02N0301
arc: B5 E1_H02W0301
arc: C0 H02E0601
arc: C5 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D5 H00R0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0401 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1010111011111111
word: SLICEA.K0.INIT 0000101000001100
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C33:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 E1_H01W0100
arc: B1 H02W0101
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: B7 W1_H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C3 F4
arc: C4 V02S0201
arc: C5 W1_H02E0401
arc: C6 V02S0201
arc: C7 V02S0201
arc: CLK0 G_HPBX0300
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 N1_V02S0201
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D5 N1_V02S0401
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M3 H01W0100
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V01S0000 Q6
arc: W1_H02W0301 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0001000000000000
word: SLICED.K1.INIT 0010000000000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C34:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0100
arc: B1 H01W0100
arc: C1 V02N0401
arc: CE0 H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q7
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C35:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00R0000
arc: B1 H02E0301
arc: C1 W1_H02E0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 V02S0001
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M2 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 F0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C36:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 F5
arc: A3 F5
arc: A4 V02N0301
arc: B0 V02N0101
arc: B3 Q3
arc: B4 S1_V02N0701
arc: B5 H02W0101
arc: C0 E1_H02W0601
arc: C3 H00L0000
arc: C4 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D3 V02N0001
arc: D4 W1_H02E0001
arc: D5 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00T0100 F3
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0001000000110000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1010000000100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C37:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 N1_V02S0501
arc: B0 V00T0000
arc: B5 V02S0701
arc: C0 E1_H02W0401
arc: C5 W1_H02E0601
arc: CE0 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D5 H02E0201
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 Q6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111110110000
word: SLICEC.K1.INIT 0000000000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C38:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V02N0101
arc: A6 W1_H02E0701
arc: A7 H02W0701
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V02N0501
arc: B6 W1_H02E0301
arc: B7 V00T0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 W1_H02E0401
arc: C5 E1_H02W0401
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 V00T0100
arc: M2 W1_H02E0601
arc: M5 H02E0001
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q2
arc: N1_V02N0701 Q5
arc: V00T0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1101000010000000
word: SLICED.K0.INIT 0001001100000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C39:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: A2 V02S0501
arc: A4 V02N0301
arc: B1 V02S0301
arc: B4 S1_V02N0501
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: C4 H02W0601
arc: C7 N1_V02S0001
arc: CE0 W1_H02E0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02S0001
arc: D4 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F1
arc: H01W0100 F2
arc: M4 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: S1_V02S0201 Q0
arc: S1_V02S0501 Q5
arc: S3_V06S0103 F1
arc: V01S0000 F1
arc: V01S0100 F2
arc: W1_H02W0501 F7
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000001100000011
word: SLICEA.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111111111110101
word: SLICEC.K0.INIT 0010001100100000
word: SLICEC.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1010000010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C3:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R39C40:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 E1_H02W0701
arc: A2 H02E0701
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 Q5
arc: A6 F7
arc: A7 V00T0100
arc: B0 H02W0101
arc: B3 Q3
arc: B4 V00B0100
arc: B5 F3
arc: B6 H02W0101
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 V02S0601
arc: C4 H02W0601
arc: C5 E1_H02W0601
arc: C6 F4
arc: C7 V02S0201
arc: CE0 W1_H02E0101
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02E0001
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 F0
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0101 F1
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0100 F2
arc: LSR1 H02E0301
arc: M1 E1_H02W0001
arc: M3 E1_H02W0201
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0101 F1
arc: N3_V06N0103 F2
arc: S1_V02S0001 F2
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 F1
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0010000010100000
word: SLICEB.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0100110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R39C41:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 F5
arc: A3 F5
arc: A4 V02S0301
arc: A5 N1_V02S0101
arc: A7 V02N0101
arc: B1 H02W0301
arc: B3 H02E0301
arc: B4 N1_V02S0501
arc: B5 E1_H02W0101
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 F4
arc: C7 V01N0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 H02E0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: LSR0 W1_H02E0301
arc: M0 H02E0601
arc: M2 V00T0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: V00T0000 F0
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0101111100000000
word: SLICEA.K1.INIT 0001010100000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0101000000010000
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0000101000000010
word: SLICEB.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0000000000001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C42:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A1 S1_V02N0701
arc: A2 V02N0501
arc: A4 W1_H02E0701
arc: A5 S1_V02N0101
arc: A6 E1_H01W0000
arc: A7 N1_V01N0101
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: B5 V02S0701
arc: B6 V02N0701
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 N1_V02S0601
arc: C2 H02W0401
arc: C3 H00L0100
arc: C4 V02S0201
arc: C5 V02S0001
arc: C6 S1_V02N0001
arc: C7 F4
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 F0
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 S1_V02N0601
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N3_V06N0303 F6
arc: S1_V02S0101 F3
word: SLICEC.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1110010000000000
word: SLICED.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0111110000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111111110001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R39C43:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 N3_V06S0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 F7
arc: A3 E1_H01E0001
arc: A5 W1_H02E0701
arc: A6 S1_V02N0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 H00R0000
arc: B5 N1_V02S0501
arc: B6 S1_V02N0501
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C6 S1_V02N0001
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 H02W0001
arc: D6 F2
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F4
arc: N1_V02N0301 Q1
arc: N3_V06N0303 F6
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0100 F4
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1000101010000000
word: SLICEA.K1.INIT 1101111111010101
word: SLICEC.K1.INIT 1000100000000000
word: SLICED.K1.INIT 0011000011110000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000101010101010
word: SLICEB.K1.INIT 0001001100000000
word: SLICED.K0.INIT 0000011100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R39C44:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 N3_V06S0103
arc: A0 F5
arc: A2 V00T0000
arc: A3 V02S0701
arc: A5 N1_V01S0100
arc: B0 V02N0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B5 S1_V02N0501
arc: C0 S1_V02N0601
arc: C2 H02W0401
arc: C3 H02E0601
arc: C5 V00B0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V02S0001
arc: D3 N1_V02S0201
arc: D5 H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N3_V06N0003 F0
arc: S1_V02S0201 F2
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 1100000010100000
word: SLICEC.K1.INIT 0000100010001000
word: SLICEB.K0.INIT 0011101110111011
word: SLICEA.K0.INIT 0010000010100000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R39C45:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 S1_V02N0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N3_V06S0203
arc: A0 F7
arc: A1 V02N0701
arc: A2 V00T0000
arc: A3 E1_H02W0501
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: A6 N1_V02S0301
arc: A7 S1_V02N0101
arc: B1 H01W0100
arc: B2 H02W0301
arc: B3 H00R0100
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C3 F4
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: C6 V00B0100
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 W1_H02E0001
arc: D4 F2
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M0 H02W0601
arc: M4 V00T0100
arc: V00B0100 F7
word: SLICEA.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICED.K0.INIT 0100110011000000
word: SLICEC.K0.INIT 0111111100000000
word: SLICEC.K1.INIT 0100111100000000
word: SLICEB.K1.INIT 0000000001110000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R39C46:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0701
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V06S0303
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 F5
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: A7 V02N0101
arc: B1 S1_V02N0301
arc: B3 V02S0101
arc: B4 H00R0000
arc: B5 H01E0101
arc: B6 V00T0000
arc: B7 N1_V02S0701
arc: C1 S1_V02N0601
arc: C2 H02E0401
arc: C3 H02W0401
arc: C4 N1_V02S0201
arc: C5 F4
arc: C6 H02E0401
arc: C7 V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 W1_H02E0001
arc: D4 V02N0601
arc: D5 H00L0100
arc: D6 H02E0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 F3
arc: M0 V00T0100
arc: M4 H02W0401
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N3_V06N0003 F0
arc: S1_V02S0401 F6
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0000000001000000
word: SLICEB.K1.INIT 0000000000101010
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101010101000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C47:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: A0 F5
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 V02S0701
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 H02E0101
arc: B1 S1_V02N0101
arc: B3 W1_H02E0101
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02N0001
arc: CE0 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 H02E0201
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 V02S0401
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F1
arc: V01S0000 F2
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1000101010000000
word: SLICEB.K0.INIT 0101111100000000
word: SLICEB.K1.INIT 0000010001000100
word: SLICEC.K0.INIT 0001000101010001
word: SLICEC.K1.INIT 0001000101010101
word: SLICED.K0.INIT 0001000101010101
word: SLICED.K1.INIT 0001000101010101
word: SLICEA.K0.INIT 1010101011101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C48:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: A0 F5
arc: A3 F5
arc: A5 V00B0000
arc: A6 V02N0101
arc: A7 V00T0100
arc: B3 H02E0101
arc: B4 N1_V02S0701
arc: B7 E1_H02W0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H02E0401
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: C7 W1_H02E0401
arc: D1 H02E0201
arc: D2 W1_H02E0201
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0401 F4
arc: N1_V02N0501 F5
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: V01S0100 F6
arc: W1_H02W0301 F3
word: SLICED.K1.INIT 1010100000001000
word: SLICEB.K1.INIT 1100101000000000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 0101101001011010
word: SLICEC.K0.INIT 0011001111001100
word: SLICED.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R39C49:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06N0003
arc: A0 H02W0701
arc: A1 E1_H01E0001
arc: A2 W1_H02E0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V02S0301
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 V01S0000
arc: B6 V00T0000
arc: B7 V02S0701
arc: C0 H02W0601
arc: C1 V02S0401
arc: C3 H00L0100
arc: C4 V02S0001
arc: C5 F4
arc: C6 N1_V02S0201
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 F0
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 N1_V02S0601
arc: D6 N1_V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F5
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M1 H00R0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
arc: S3_V06S0103 F1
arc: V01S0000 F7
word: SLICEC.K1.INIT 1000000001000000
word: SLICED.K0.INIT 1100010011110101
word: SLICED.K1.INIT 1000110010101111
word: SLICEC.K0.INIT 1000001001000001
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0010101010100000
word: SLICEA.K0.INIT 0001000000110000
word: SLICEA.K1.INIT 0001010100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R39C50:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 S3_V06N0003
arc: A0 W1_H02E0701
arc: A2 E1_H02W0501
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 F5
arc: A7 N1_V02S0301
arc: B0 V02S0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B4 H02E0101
arc: B5 H02W0101
arc: B6 H01E0101
arc: B7 H02W0301
arc: C0 S1_V02N0601
arc: C1 N1_V02S0601
arc: C2 N1_V01N0001
arc: C4 V02N0001
arc: C5 F4
arc: C6 V02S0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 N1_V02S0201
arc: D2 F0
arc: D4 H02E0201
arc: D5 W1_H02E0201
arc: D6 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 H02E0601
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0601 F6
arc: V01S0100 F1
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0000000011110011
word: SLICEC.K1.INIT 1001000000000000
word: SLICEC.K0.INIT 1001000000001001
word: SLICEB.K0.INIT 1000000011110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0010001000110011
word: SLICEA.K0.INIT 0000011100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R39C51:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: A1 E1_H02W0701
arc: A2 H02E0501
arc: A3 H02E0701
arc: A4 F5
arc: A5 F7
arc: A6 S1_V02N0301
arc: A7 W1_H02E0701
arc: B1 H00R0100
arc: B2 H02W0301
arc: B3 E1_H02W0101
arc: B4 H00L0000
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: C0 H00R0100
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 E1_H01E0101
arc: C6 N1_V02S0201
arc: C7 E1_H02W0401
arc: D0 H00R0000
arc: D1 H02W0001
arc: D2 H02E0201
arc: D3 W1_H02E0001
arc: D4 E1_H01W0100
arc: D5 N1_V02S0601
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M0 V00T0100
arc: N1_V01N0001 F0
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000010
word: SLICED.K0.INIT 1011100000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0010000010100000
word: SLICED.K1.INIT 0000010100001111
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0100110011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C52:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0701
arc: A4 F5
arc: A5 N1_V02S0101
arc: A6 V02S0101
arc: A7 H00R0000
arc: B1 H00R0100
arc: B2 H00L0000
arc: B5 E1_H02W0101
arc: B6 V02S0501
arc: B7 V02S0501
arc: C1 N1_V01N0001
arc: C2 N1_V01N0001
arc: C4 H02W0601
arc: C5 V00T0100
arc: C6 S1_V02N0201
arc: C7 H02E0401
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 V00T0000
arc: V01S0000 F7
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0010101010100000
word: SLICEC.K1.INIT 1100000010100000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000000101
word: SLICED.K0.INIT 1100100000001000
word: SLICED.K1.INIT 1000100011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R39C53:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V02S0501
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 N1_V02S0101
arc: A6 F5
arc: A7 F5
arc: B0 V00T0000
arc: B1 V02S0301
arc: B4 V02N0501
arc: B6 S1_V02N0701
arc: B7 N1_V02S0501
arc: C0 F4
arc: C1 F6
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: C4 H02E0601
arc: C6 H02W0601
arc: C7 V00B0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 F0
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: V00T0100 F3
arc: V01S0100 F7
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 0101111100000000
word: SLICED.K0.INIT 0111101000000000
word: SLICED.K1.INIT 0111111100000000
word: SLICEA.K0.INIT 0000000001110000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010111110000
word: SLICEA.K1.INIT 0000000100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C54:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0303 V06S0303
arc: A1 H02W0701
arc: A3 E1_H02W0501
arc: B0 F3
arc: B1 W1_H02E0301
arc: B3 V02S0101
arc: C1 H00L0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D3 H00R0000
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0100 F0
arc: M0 V00B0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: W3_H06W0003 Q3
word: SLICEB.K1.INIT 0000000011011101
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111111110000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C55:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02N0501
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H06E0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R39C56:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0100 N1_V02S0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H02E0601
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F7
arc: A4 F5
arc: A5 V00B0000
arc: A6 H00R0000
arc: B1 V02S0301
arc: B2 V02S0301
arc: B4 N1_V02S0701
arc: B5 V02S0701
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C4 E1_H02W0601
arc: C5 V02N0001
arc: C6 H02W0601
arc: C7 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 V02S0001
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H02E0201
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: S3_V06S0103 F1
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V01S0000 Q6
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 0100010000001100
word: SLICEC.K0.INIT 0100010100000101
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1101000111000000
word: SLICEB.K0.INIT 1101110100010001
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1000111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C57:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 H02W0501
arc: A5 H02W0701
arc: B0 V02N0101
arc: B1 H02E0301
arc: B2 V02S0101
arc: B3 W1_H02E0301
arc: B5 V02N0501
arc: C0 V02N0601
arc: C1 H00L0100
arc: C2 W1_H02E0601
arc: C3 N1_V01N0001
arc: C5 W1_H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D2 H00R0000
arc: D3 H02W0201
arc: D5 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F1
arc: H01W0100 F3
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 F2
arc: V01S0000 F2
arc: W1_H02W0101 Q1
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 1000000011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000111
word: SLICEA.K0.INIT 1111111111010101
word: SLICEA.K1.INIT 1111111110001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C58:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 H01E0101
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 E1_H02W0301
arc: A1 F5
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: A5 N1_V01N0101
arc: A6 H00L0000
arc: A7 H02E0701
arc: B1 H01W0100
arc: B3 H02W0301
arc: B4 E1_H02W0101
arc: B5 H02W0301
arc: B6 W1_H02E0101
arc: B7 V01S0000
arc: C1 N1_V01N0001
arc: C3 H00L0000
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: C6 Q6
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D3 H02E0201
arc: D4 H01W0000
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1101111101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R39C59:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: A0 V02N0701
arc: A1 W1_H02E0701
arc: A2 V02S0501
arc: A3 F5
arc: A4 H02W0501
arc: A5 Q5
arc: A6 H02E0501
arc: A7 W1_H02E0701
arc: B0 W1_H02E0101
arc: B1 V02S0301
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H02E0301
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 V02N0701
arc: C0 H02W0401
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 E1_H02W0601
arc: C6 Q6
arc: C7 W1_H02E0601
arc: CE0 H00L0000
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 F2
arc: D5 E1_H01W0100
arc: D6 H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: S1_V02S0301 F3
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0111000000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0010000010100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R39C60:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A3 H00L0100
arc: B0 V02N0301
arc: B3 V02S0101
arc: C0 H02E0601
arc: C3 N1_V01N0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D3 H00R0000
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: M1 E1_H02W0001
arc: M3 H02W0201
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: V01S0100 Q5
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0111000000000000
word: SLICEB.K1.INIT 0000000001110100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C61:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 H02E0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: A2 V00B0000
arc: B0 H01W0100
arc: C0 N1_V01N0001
arc: C2 H00R0100
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 V02N0001
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q7
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: V00B0000 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1010101011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C62:PLC2
arc: H00L0000 H02W0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: V00T0000 W1_H02E0201
arc: W1_H02W0501 V06S0303
arc: A0 H00L0100
arc: C0 V02N0601
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M3 H01W0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00B0100 Q5
arc: W1_H02W0001 F0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C63:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R39C65:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R39C68:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 H06E0303

.tile R39C69:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R39C74:PLC2
arc: N1_V02N0601 H02W0601

.tile R39C75:PLC2
arc: W1_H02W0601 S3_V06N0303

.tile R3C114:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R3C116:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R3C119:PLC2
arc: E3_H06E0103 V06N0103

.tile R3C122:PLC2
arc: N1_V02N0101 H06E0103

.tile R3C12:PLC2
arc: N1_V02N0501 S1_V02N0401

.tile R3C13:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R3C19:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R3C25:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R3C31:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R3C37:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R3C3:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R3C43:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R3C44:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201

.tile R3C45:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: A0 V02N0701
arc: A2 E1_H02W0501
arc: A4 E1_H02W0501
arc: A7 H00L0000
arc: B2 H02E0101
arc: B7 V00T0000
arc: C0 F4
arc: C2 E1_H02W0601
arc: C4 V00T0000
arc: C7 H02E0401
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0001
arc: D2 Q2
arc: D4 V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1100010111001010
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C46:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 E1_H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0501 S1_V02N0501
arc: A1 F7
arc: A2 H02E0501
arc: A7 V00T0100
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 H01W0100
arc: C0 V02N0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0200
arc: D0 F2
arc: D1 V02N0201
arc: D2 V00B0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0100 Q1
arc: W1_H02W0101 Q1
word: SLICEB.K0.INIT 1010101011001100
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1111000010101010
word: SLICEA.K1.INIT 1110111000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R3C47:PLC2
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 H02W0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 F7
arc: A2 H00L0100
arc: A7 F5
arc: B3 S1_V02N0301
arc: B5 N1_V01S0000
arc: C0 E1_H01W0000
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 E1_H02W0401
arc: C5 F4
arc: C7 V00T0000
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D2 H02E0201
arc: D3 F2
arc: D4 V00B0000
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q3
arc: V00T0000 Q0
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1010101010100000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0000001100000011
word: SLICED.K1.INIT 0101101011110000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R3C48:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02W0501
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: B0 E1_H01W0100
arc: C0 E1_H01W0000
arc: C1 V02S0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: D1 F0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F1
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C49:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06N0203
arc: H00L0000 V02N0201
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E3_H06W0303
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0401 E3_H06W0203
arc: A6 V02S0301
arc: A7 H00R0000
arc: B0 V02S0101
arc: B1 Q1
arc: B2 E1_H02W0301
arc: B4 H02W0301
arc: C0 H02E0401
arc: C2 V02S0601
arc: C4 V02S0001
arc: C6 Q6
arc: CE0 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D0 N1_V01S0000
arc: D2 V02S0001
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 H00R0100
arc: D6 H00R0100
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 F7
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q1
arc: V00B0000 F4
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0501 Q5
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R3C4:PLC2
arc: S3_V06S0203 H06W0203

.tile R3C50:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: V00B0100 H02E0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: B0 H02E0101
arc: B2 H02E0301
arc: C2 H02E0601
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: D2 E1_H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F0
arc: LSR1 E1_H02W0501
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F0
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 0001000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R3C51:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00R0000 H02W0401
arc: N1_V02N0501 H02W0501
arc: W1_H02W0301 E1_H02W0201
arc: B0 H02E0101
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0200
arc: D0 V02S0201
arc: F0 F5A_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: M0 H02W0601
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0701 Q5
arc: V01S0000 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C52:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0100
arc: B0 V02S0101
arc: C0 V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0200
arc: D0 H02W0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110010010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C53:PLC2
arc: H00L0000 S1_V02N0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 S3_V06N0303
arc: A5 Q5
arc: A7 Q7
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D5 E1_H01W0100
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0100
arc: M5 H02W0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F1
arc: V01S0100 Q1
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C54:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: A3 V02S0701
arc: A5 N1_V01S0100
arc: A7 N1_V01S0100
arc: B0 S1_V02N0101
arc: B3 H02W0101
arc: B5 V02S0701
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C3 V02S0401
arc: C5 H02W0601
arc: C7 H02W0601
arc: CLK0 G_HPBX0200
arc: D0 V02S0201
arc: D3 N1_V01S0000
arc: D5 V02S0401
arc: D7 V02S0401
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 1110111111111111
word: SLICED.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 0000000100100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C55:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0001 H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: A4 F5
arc: A5 V02S0301
arc: A6 F5
arc: B4 N1_V01S0000
arc: B6 N1_V01S0000
arc: C4 H02E0401
arc: D4 H02E0201
arc: D5 V02S0601
arc: D6 H02E0001
arc: E1_H02E0501 F5
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: S1_V02S0601 F6
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000000010101010
word: SLICED.K0.INIT 0000000000100010
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R3C56:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: W1_H02W0001 W3_H06E0003

.tile R3C57:PLC2
arc: N1_V02N0201 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: V00B0100 V02N0101
arc: A0 W1_H02E0501
arc: B0 W1_H02E0301
arc: C0 H02E0401
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1111111100001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R3C7:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: W3_H06W0203 E3_H06W0203

.tile R40C117:PLC2
arc: D3 N1_V02S0201
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R40C123:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R40C124:PLC2
arc: E1_H02E0101 V01N0101
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0303

.tile R40C17:PLC2
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203

.tile R40C18:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: V00B0100 V02N0301
arc: A0 V02N0701
arc: A1 V02N0501
arc: A7 E1_H01W0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B7 V02S0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C7 V01N0101
arc: D0 V02N0201
arc: D1 V02N0201
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M6 V00T0000
arc: V00T0000 F0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 0001000000000001
word: SLICEA.K1.INIT 0100000000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R40C19:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 H01E0001
arc: V00T0000 V02S0401
arc: A0 H02E0701
arc: A3 V00T0000
arc: A4 F5
arc: A5 N1_V01S0100
arc: A7 H00L0000
arc: B3 H02W0301
arc: B4 F3
arc: B5 V02N0701
arc: B7 V01S0000
arc: C0 F4
arc: C1 F4
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 H02W0601
arc: C7 V02S0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D3 V02N0001
arc: D5 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0601 F4
arc: V00B0100 F7
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
word: SLICEC.K1.INIT 0000000010101000
word: SLICED.K1.INIT 1101111111111011
word: SLICEB.K1.INIT 0001010100101010
word: SLICEC.K0.INIT 0000100000001000
word: SLICEA.K0.INIT 0000101000001010
word: SLICEA.K1.INIT 0000111100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C20:PLC2
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: A0 V01N0101
arc: A3 H02E0701
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: A6 H00R0000
arc: A7 H00R0000
arc: B1 V02N0301
arc: B3 V01N0001
arc: B4 V02N0701
arc: B5 V02N0701
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: C7 V02N0001
arc: D0 H00R0000
arc: D1 V00B0100
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 V01N0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 N1_V01N0001
arc: M4 H02W0401
arc: N1_V01N0001 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 0000000010000100
word: SLICEC.K1.INIT 1000010000000000
word: SLICED.K1.INIT 1111101001010000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K0.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R40C21:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 W1_H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: A0 H02E0701
arc: A1 H02E0701
arc: A3 E1_H02W0701
arc: A7 E1_H02W0701
arc: B4 E1_H02W0101
arc: B6 E1_H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C3 H02E0401
arc: C4 H01E0001
arc: C6 H01E0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0300
arc: D0 V02N0001
arc: D1 V02N0201
arc: D3 H02W0001
arc: D4 H02W0201
arc: D6 H02W0201
arc: D7 H02W0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1010010101011010
word: SLICEA.K1.INIT 1111101010100000
word: SLICED.K0.INIT 1100001100111100
word: SLICEC.K0.INIT 1111110011000000
word: SLICEB.K1.INIT 1010010101011010
word: SLICED.K1.INIT 1111101010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C22:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 V06S0103
arc: H00R0000 H02W0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 H06E0103
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: A3 V02N0701
arc: B1 V00B0000
arc: B2 V02N0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 V02N0701
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 H02W0601
arc: C7 H02W0401
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: N1_V02N0501 F7
arc: V01S0100 F2
word: SLICEB.K0.INIT 1100001100111100
word: SLICED.K1.INIT 1111110011000000
word: SLICEC.K0.INIT 1100001100111100
word: SLICEB.K1.INIT 1010010101011010
word: SLICED.K0.INIT 1111110011000000
word: SLICEC.K1.INIT 1111110011000000
word: SLICEA.K1.INIT 1100001100111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R40C23:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0501
arc: A2 V00B0000
arc: A3 S1_V02N0501
arc: A4 V00T0100
arc: A5 N1_V02S0101
arc: A6 H00R0000
arc: A7 H02E0501
arc: B2 N1_V02S0301
arc: B3 E1_H02W0101
arc: B4 H02E0101
arc: B5 V02N0701
arc: B6 N1_V02S0501
arc: B7 S1_V02N0701
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C24:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 S1_V02N0501
arc: A3 V00B0000
arc: A4 V00T0100
arc: A5 N1_V02S0101
arc: A6 E1_H02W0701
arc: B0 V02N0101
arc: B1 S1_V02N0301
arc: B2 E1_H02W0301
arc: B3 H02E0101
arc: B4 E1_H02W0101
arc: B5 N1_V02S0701
arc: B6 V02N0701
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V01S0100 F2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C25:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 H02E0601
arc: N1_V02N0201 H06W0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 N1_V02S0301
arc: A5 N1_V02S0301
arc: B2 H00R0000
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 H00R0000
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00T0100
arc: D2 E1_H02W0201
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M2 V00B0100
arc: M4 V00B0000
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1110001000100010
word: SLICEB.K1.INIT 1111101000111010
word: SLICEC.K0.INIT 1110001000100010
word: SLICEC.K1.INIT 1110111000101110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R40C26:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 V00T0100
arc: A5 V00T0100
arc: A6 H00R0000
arc: A7 H00R0000
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 H02W0101
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: C6 W1_H02E0601
arc: C7 W1_H02E0601
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 V02N0401
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 H02E0401
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1100101000001010
word: SLICEC.K1.INIT 1111101000111010
word: SLICEB.K0.INIT 1000111110000000
word: SLICEB.K1.INIT 1011111110110000
word: SLICED.K0.INIT 1100101000001010
word: SLICED.K1.INIT 1111101000111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R40C27:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: B2 V02S0301
arc: B4 F3
arc: B7 F3
arc: C1 N1_V01N0001
arc: C3 H02W0601
arc: C4 S1_V02N0001
arc: C7 S1_V02N0001
arc: D1 H02W0201
arc: D2 S1_V02N0201
arc: D3 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F2
arc: N1_V02N0001 F2
arc: N3_V06N0203 F7
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0011000000110000
word: SLICEC.K0.INIT 0000001100000011
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R40C28:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0701 H06W0203
arc: V00B0000 V02N0001
arc: V00T0100 V02N0701
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 H01E0001
arc: A3 S1_V02N0501
arc: A4 N1_V01N0101
arc: A6 V00T0100
arc: A7 E1_H01W0000
arc: B0 H02W0301
arc: B1 E1_H02W0301
arc: B3 V01N0001
arc: B4 S1_V02N0501
arc: B6 V00B0000
arc: B7 H02W0101
arc: C0 E1_H02W0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 N1_V01N0001
arc: C4 V01N0101
arc: C6 F4
arc: C7 V02S0001
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V00B0100
arc: D3 H02W0201
arc: D4 H02W0001
arc: D6 H01W0000
arc: D7 F0
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0000 F6
arc: W1_H02W0201 Q0
word: SLICEB.K1.INIT 0000000100100011
word: SLICEC.K0.INIT 0001000011010000
word: SLICED.K0.INIT 0011001100110001
word: SLICEA.K0.INIT 1010101011101010
word: SLICED.K1.INIT 0000101000000010
word: SLICEB.K0.INIT 1010111110101111
word: SLICEA.K1.INIT 0011000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R40C29:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06S0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V01N0101
arc: A1 S1_V02N0701
arc: A2 V02N0701
arc: A6 V02N0101
arc: A7 N1_V01S0100
arc: B1 V02S0101
arc: B2 W1_H02E0101
arc: B4 N1_V01S0000
arc: B6 H02W0101
arc: B7 N1_V02S0701
arc: C2 W1_H02E0401
arc: C4 S1_V02N0201
arc: C6 V02N0001
arc: C7 F4
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D4 S1_V02N0401
arc: D6 V01N0001
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M1 H00R0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: S1_V02S0301 F1
arc: V01S0000 F1
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0000000001000100
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000100000000
word: SLICED.K0.INIT 1000000010101010
word: SLICEC.K0.INIT 0000000011000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R40C30:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H06W0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: V00T0100 H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 F7
arc: A4 N1_V02S0101
arc: A6 F7
arc: A7 N1_V02S0101
arc: B0 V00T0000
arc: B6 V02S0501
arc: C0 F4
arc: C4 N1_V02S0001
arc: C6 F4
arc: C7 N1_V02S0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D4 H02E0201
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 H02E0401
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q6
arc: S1_V02S0201 Q0
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 Q2
word: SLICED.K1.INIT 0000010100000000
word: SLICEC.K0.INIT 0000000000000101
word: SLICEA.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R40C31:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00R0100 W1_H02E0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 V06S0203
arc: W3_H06W0303 V01N0101
arc: A1 H02W0501
arc: A4 E1_H02W0501
arc: B0 S1_V02N0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 W1_H02E0601
arc: C4 W1_H02E0601
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: E1_H02E0701 Q5
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 H02E0601
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0101111101011111
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R40C32:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V02S0701
arc: A0 V02N0701
arc: A1 H00L0000
arc: A2 H02E0701
arc: A5 W1_H02E0501
arc: A7 H02E0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B5 H00R0000
arc: B7 H02E0101
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C5 W1_H02E0401
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H02W0001
arc: D2 S1_V02N0001
arc: D5 E1_H01W0100
arc: D7 V01N0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110101011000000
word: SLICED.K1.INIT 0000000011010000
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C33:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A3 H02E0501
arc: A5 V02S0101
arc: A7 F5
arc: B0 V02S0301
arc: B1 Q1
arc: B3 Q3
arc: B4 H02E0101
arc: B5 V01S0000
arc: B7 H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 S1_V02N0201
arc: C7 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 W1_H02E0201
arc: D4 V02N0401
arc: D5 V02S0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F0
arc: W1_H02W0401 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 1011100000000000
word: SLICED.K1.INIT 0001010100000000
word: SLICEC.K0.INIT 1100000011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111100010001000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R40C34:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 F7
arc: A2 S1_V02N0701
arc: A4 N1_V02S0301
arc: A7 H02E0501
arc: B0 V02S0301
arc: B1 V01N0001
arc: B2 E1_H02W0301
arc: B4 H00L0000
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C1 E1_H01W0000
arc: C2 F4
arc: C4 H02W0601
arc: C7 V02S0001
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D4 V02N0401
arc: D7 H02E0201
arc: E1_H02E0301 F1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICED.K1.INIT 1100100000001000
word: SLICEA.K1.INIT 0000010001000100
word: SLICEA.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1111111110100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R40C35:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V02S0101
arc: A7 W1_H02E0701
arc: B0 S1_V02N0301
arc: B1 V01N0001
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02N0701
arc: B7 V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: D7 V02N0401
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: V01S0000 F0
arc: W1_H02W0001 Q0
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C36:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A7 H02E0701
arc: B7 V02N0701
arc: C0 E1_H01W0000
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICED.K1.INIT 0101000111110011
word: SLICEA.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R40C37:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: A3 F5
arc: A5 V02N0101
arc: B3 V01N0001
arc: B5 V02S0701
arc: C3 W1_H02E0401
arc: C5 W1_H02E0601
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D3 V00T0100
arc: D5 N1_V02S0401
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: LSR1 V00B0100
arc: M3 H02E0201
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0100 Q3
word: SLICEC.K1.INIT 1110000000100000
word: SLICEB.K1.INIT 0000010001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C38:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 E1_H02W0701
arc: A6 V02N0301
arc: B0 W1_H02E0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 S1_V02N0501
arc: B6 H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 W1_H02E0401
arc: C5 E1_H02W0401
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 E1_H02W0501
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: N3_V06N0203 Q4
arc: W1_H02W0601 Q4
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C39:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A2 V02S0501
arc: A3 N1_V02S0701
arc: A7 E1_H01W0000
arc: B0 S1_V02N0101
arc: B2 H02E0101
arc: B3 H00R0100
arc: B7 H02E0101
arc: C0 H02E0601
arc: C2 H00L0000
arc: C3 N1_V02S0401
arc: C6 H02E0401
arc: C7 V02S0001
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 V02S0001
arc: D3 N1_V02S0201
arc: D6 V02S0401
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F6
arc: H01W0100 F3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0003 Q0
arc: V01S0000 F6
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICEB.K1.INIT 0000100000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000000010
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1110101011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R40C40:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A4 H02E0501
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: B1 E1_H02W0301
arc: B4 H02E0101
arc: B5 H02W0301
arc: B6 V00T0000
arc: C0 H02W0601
arc: C1 N1_V01N0001
arc: C4 V02N0001
arc: C5 H02E0401
arc: C6 F4
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D5 H02E0001
arc: D6 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F0
arc: M0 H02E0601
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0401 F6
arc: N3_V06N0003 F0
arc: S1_V02S0601 F6
arc: V01S0000 F0
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0100010101000101
word: SLICED.K0.INIT 1110010011101110
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111110101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R40C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A1 N1_V02S0501
arc: B0 V02N0301
arc: B1 H02E0301
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000110001011101
word: SLICEA.K1.INIT 0000000001110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R40C42:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: A0 H02W0501
arc: A1 V02S0501
arc: A2 H02E0701
arc: A4 H02W0701
arc: A5 W1_H02E0701
arc: A7 H00R0000
arc: B0 V02S0301
arc: B1 V00T0000
arc: B2 V02N0301
arc: B4 V00B0100
arc: B5 S1_V02N0501
arc: B7 V02S0701
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 N1_V02S0401
arc: C4 E1_H01E0101
arc: C5 V00T0100
arc: C7 V01N0101
arc: CE0 H02W0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 F0
arc: D2 N1_V01S0000
arc: D4 F2
arc: D5 W1_H02E0001
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N3_V06N0303 Q5
arc: S1_V02S0401 F4
arc: S1_V02S0701 Q5
arc: S3_V06S0303 Q5
arc: V01S0100 F1
word: SLICEA.K1.INIT 0010000010100000
word: SLICEB.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000001110000
word: SLICEC.K1.INIT 0000010001000100
word: SLICEA.K0.INIT 0101111111011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R40C43:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 V06S0103
arc: A2 E1_H02W0701
arc: A4 H02W0701
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B2 N1_V02S0101
arc: B4 V02N0701
arc: B6 H02W0301
arc: B7 N1_V02S0501
arc: C2 H00R0100
arc: C6 N1_V02S0201
arc: C7 V02S0201
arc: D0 V00T0100
arc: D2 H02W0201
arc: D4 S1_V02N0401
arc: D6 H00L0100
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 F0
arc: M2 V00B0000
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: V00B0000 F6
arc: V01S0100 F0
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1011101100010001
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010001010000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R40C44:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A2 S1_V02N0501
arc: A4 F5
arc: A5 N1_V02S0301
arc: A7 H00L0000
arc: B2 H02E0301
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B7 W1_H02E0301
arc: C2 N1_V02S0401
arc: C4 N1_V02S0201
arc: C5 V02S0201
arc: C7 E1_H02W0601
arc: D2 V02N0201
arc: D4 F2
arc: D5 H02E0001
arc: D7 N1_V02S0601
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: V00B0100 F7
word: SLICEC.K0.INIT 1100100011000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001000001010000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R40C45:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A2 W1_H02E0501
arc: A6 H00R0000
arc: A7 H00L0000
arc: B1 V02S0301
arc: B2 S1_V02N0101
arc: B5 W1_H02E0101
arc: B6 V01S0000
arc: B7 E1_H02W0301
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: C3 H02E0401
arc: C5 N1_V02S0001
arc: C6 V02N0201
arc: C7 V00T0000
arc: D1 N1_V02S0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0601 F6
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S1_V02S0301 F3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 0101000001000100
word: SLICEB.K0.INIT 1000100010100000
word: SLICEB.K1.INIT 0000111111110000
word: SLICED.K1.INIT 0101000000110000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R40C46:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: A4 H02E0501
arc: A7 V02N0101
arc: B2 H02E0301
arc: B3 H01W0100
arc: B5 H02E0101
arc: B6 V02N0501
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: S1_V02S0601 F6
arc: V01S0100 Q4
arc: W1_H02W0501 F7
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C47:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 S1_V02N0001
arc: A2 S1_V02N0701
arc: A5 H02W0501
arc: B0 V02S0301
arc: B1 V00B0000
arc: B3 V02N0301
arc: B4 H02W0101
arc: B6 S1_V02N0501
arc: B7 H02E0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: N1_V02N0201 F0
arc: N3_V06N0003 F3
arc: V01S0100 F7
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C48:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 W3_H06E0303
arc: A2 S1_V02N0501
arc: A4 V02N0101
arc: A6 S1_V02N0101
arc: B0 E1_H02W0301
arc: B1 N1_V02S0301
arc: B3 S1_V02N0301
arc: B5 H02W0301
arc: B7 E1_H02W0101
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C49:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 W3_H06E0303
arc: A1 H01E0001
arc: A3 S1_V02N0701
arc: A4 H02W0701
arc: A5 V00T0000
arc: A6 E1_H02W0501
arc: A7 H02W0501
arc: B0 V02S0101
arc: B2 H00R0000
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M1 H00L0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 F3
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R40C50:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02W0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: A3 H00L0100
arc: A4 F5
arc: A5 W1_H02E0701
arc: A6 H02W0701
arc: A7 V00T0100
arc: B3 E1_H01W0100
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 V00B0100
arc: B7 S1_V02N0501
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C6 Q6
arc: C7 E1_H02W0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D3 N1_V02S0201
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M2 V00B0000
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: S1_V02S0201 F2
arc: V00B0000 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0010101010101010
word: SLICEC.K1.INIT 0000011100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000100010001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C51:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 H02W0501
arc: A3 H01E0001
arc: A4 S1_V02N0101
arc: A5 V02S0301
arc: A6 E1_H01W0000
arc: A7 F5
arc: B0 V02S0101
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B3 H02W0301
arc: B4 H02W0101
arc: B5 V02S0501
arc: B6 V02N0501
arc: B7 V00B0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0601
arc: C2 V02S0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 F4
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V00T0100
arc: D4 V02N0601
arc: D5 H02W0001
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: V01S0000 F1
arc: V01S0100 F3
word: SLICEB.K0.INIT 0010101010100000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0001000001010000
word: SLICEA.K0.INIT 0001010100000000
word: SLICED.K0.INIT 0000010000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R40C52:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0601
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 N1_V01S0100
arc: A1 V02S0501
arc: A2 N1_V02S0501
arc: A4 V00B0000
arc: A5 V02N0301
arc: A6 S1_V02N0101
arc: B1 H02W0301
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: C0 E1_H02W0601
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: C3 V02S0401
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: C6 S1_V02N0001
arc: C7 V02S0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 V02S0001
arc: D2 W1_H02E0001
arc: D3 H00R0000
arc: D4 N1_V02S0401
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 S1_V02N0401
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: N3_V06N0303 F5
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: V00B0100 Q5
arc: V01S0000 F0
arc: V01S0100 F3
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000001011111
word: SLICEB.K1.INIT 0011001100000011
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0010101010100000
word: SLICEB.K0.INIT 1010100000100000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000001000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C53:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: A1 F5
arc: A2 E1_H01E0001
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: A5 N1_V02S0101
arc: A6 N1_V02S0101
arc: A7 H02W0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 W1_H02E0101
arc: B4 V02S0701
arc: B5 H02E0301
arc: B6 H02W0101
arc: B7 H02E0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H00R0100
arc: C4 V01N0101
arc: C5 V02S0001
arc: C6 F4
arc: C7 V00T0000
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H01E0101
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 F2
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0401 F6
arc: V00B0100 F7
arc: V01S0100 Q7
word: SLICEC.K1.INIT 0001001100000000
word: SLICEA.K0.INIT 1111001111110011
word: SLICEA.K1.INIT 1111001101010001
word: SLICEC.K0.INIT 0000000100000000
word: SLICED.K0.INIT 0001000000110000
word: SLICEB.K0.INIT 0001010100000000
word: SLICEB.K1.INIT 1000100000000000
word: SLICED.K1.INIT 0000001000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C54:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A1 W1_H02E0501
arc: A2 V02N0701
arc: A3 N1_V02S0701
arc: A5 E1_H02W0701
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: B0 F3
arc: B1 V00B0000
arc: B2 H02E0101
arc: B3 H00L0000
arc: B5 E1_H02W0101
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 E1_H02W0601
arc: C5 H02E0401
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 F2
arc: D2 V02S0201
arc: D3 N1_V02S0201
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 F1
arc: V00T0000 F0
arc: V01S0000 Q0
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 0010001000001010
word: SLICEB.K0.INIT 0111001100000000
word: SLICEA.K1.INIT 0001001100000000
word: SLICEA.K0.INIT 0010000000110011
word: SLICED.K0.INIT 1000101010000000
word: SLICED.K1.INIT 1101111111010101
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R40C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: A0 F5
arc: A2 H02W0501
arc: A3 H02W0501
arc: A5 N1_V01N0101
arc: B0 H02E0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 W1_H02E0301
arc: C0 E1_H02W0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 H02E0401
arc: CE0 H00L0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0701 Q5
arc: S3_V06S0103 F2
arc: V00T0000 F0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0100010100000101
word: SLICEB.K0.INIT 1100100001000000
word: SLICEB.K1.INIT 1111101101110011
word: SLICEC.K1.INIT 0101000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C56:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A5 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 N1_V02S0301
arc: B2 N1_V02S0301
arc: B5 N1_V02S0701
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C5 H02E0401
arc: C7 V02N0201
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V02N0001
arc: D5 N1_V02S0401
arc: E1_H01E0001 Q3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 F1
arc: V00B0100 F5
word: SLICEA.K0.INIT 1011100010111011
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1000100010111011
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0100010000001100
word: SLICED.K1.INIT 1011100010111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C57:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A2 W1_H02E0501
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: A7 E1_H01W0000
arc: B1 H02E0101
arc: B2 H00L0000
arc: B3 V02N0301
arc: B5 S1_V02N0701
arc: C0 N1_V01N0001
arc: C1 N1_V02S0401
arc: C2 H00R0100
arc: C3 W1_H02E0601
arc: C5 H02E0401
arc: C6 Q6
arc: C7 V02N0001
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 E1_H02W0201
arc: D6 H02W0201
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 0101110001011111
word: SLICEB.K0.INIT 0000101100000011
word: SLICEC.K1.INIT 0100011101000111
word: SLICED.K1.INIT 0000000001011111
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R40C58:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 V01N0001
arc: A0 H02W0501
arc: B0 V02S0301
arc: C0 N1_V02S0601
arc: CE0 E1_H02W0101
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H01W0000 Q2
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: W1_H02W0001 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111101111110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R40C59:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00R0000 H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 W3_H06E0303
arc: A4 V02S0301
arc: A7 E1_H02W0501
arc: B4 H02W0301
arc: B7 N1_V01S0000
arc: C4 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D4 V00B0000
arc: D7 V00B0000
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 Q1
arc: W1_H02W0401 F4
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000001011100
word: SLICEC.K0.INIT 0000000000111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C60:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0101 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V02S0601
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q2
arc: H01W0000 Q6
arc: M2 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C61:PLC2
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: W1_H02W0501 H01E0101
arc: A0 V02S0501
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: V00T0100 Q1
arc: V01S0100 Q4
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C62:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 H01E0001
arc: B0 H01W0100
arc: B2 H00R0100
arc: C0 S1_V02N0601
arc: C2 N1_V01N0001
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 E1_H02W0201
arc: D2 H00R0000
arc: D3 V02N0201
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q7
arc: H01W0100 Q1
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: V01S0100 Q4
arc: W1_H02W0001 F0
arc: W1_H02W0201 F2
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C63:PLC2
arc: V00T0000 N1_V02S0401
arc: W1_H02W0201 V02N0201
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: C0 E1_H02W0601
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C64:PLC2
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R40C65:PLC2
arc: W1_H02W0601 N3_V06S0303

.tile R40C69:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R40C95:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R41C116:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: V01S0100 N3_V06S0303

.tile R41C117:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003

.tile R41C124:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R41C17:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003

.tile R41C18:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: A2 H02W0501
arc: A3 E1_H02W0501
arc: A4 H02E0501
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 V02N0101
arc: B2 H02W0301
arc: B3 E1_H02W0301
arc: B5 H02E0101
arc: E1_H01E0001 F6
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E3_H06E0203 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R41C19:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 H02W0001
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: B0 S1_V02N0101
arc: B7 V00T0000
arc: C7 H01E0001
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1100001100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R41C20:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: A2 H02E0501
arc: A3 V00B0000
arc: A5 H02W0501
arc: B0 V02N0101
arc: B2 H02W0101
arc: B3 H02E0301
arc: B4 S1_V02N0701
arc: B6 H02W0301
arc: B7 W1_H02E0301
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R41C21:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 V02S0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: A5 V00T0100
arc: A7 H02E0701
arc: B0 S1_V02N0101
arc: B1 W1_H02E0101
arc: B4 H01E0101
arc: B5 H02W0101
arc: B7 H01E0101
arc: C4 W1_H02E0601
arc: C5 F6
arc: C7 W1_H02E0401
arc: D4 H00R0100
arc: D5 F0
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M6 V00B0100
arc: V00T0100 F1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 0100000000010000
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R41C22:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 E3_H06W0203
arc: V00B0000 V02S0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A5 N1_V02S0101
arc: A7 W1_H02E0701
arc: B3 H02E0301
arc: B5 W1_H02E0301
arc: B6 H01E0101
arc: C0 S1_V02N0601
arc: C3 S1_V02N0601
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0600
arc: D3 S1_V02N0001
arc: D5 V00B0000
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0401 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: V00T0000 F0
word: SLICEA.K0.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1001000000001001
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R41C23:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 H06W0203
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S3_V06N0303
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F0
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C24:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 V02N0101
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02E0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A7 E1_H02W0701
arc: B2 H02W0101
arc: B3 H02W0101
arc: B7 H02E0101
arc: C0 W1_H02E0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N3_V06N0103 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111101000000000
word: SLICED.K1.INIT 1101000001110000
word: SLICEB.K0.INIT 1010000011001100
word: SLICEB.K1.INIT 1111010111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R41C25:PLC2
arc: E1_H02E0001 H01E0001
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0601 H06W0303
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: A0 S1_V02N0501
arc: A2 H02E0501
arc: A3 N1_V02S0701
arc: A4 V00T0000
arc: A5 W1_H02E0501
arc: A6 H00L0000
arc: A7 V02S0101
arc: B2 H02W0301
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: B7 V02S0701
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F5
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R41C26:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: N1_V02N0301 E1_H01W0100
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0001
arc: V00B0000 W1_H02E0401
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A5 W1_H02E0701
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 W1_H02E0101
arc: B3 V02S0101
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0300
arc: E1_H01E0001 F6
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: S1_V02S0201 F2
arc: W1_H02W0001 F0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R41C27:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 N1_V02S0301
arc: A4 N1_V01S0100
arc: B4 S1_V02N0501
arc: C4 H02W0401
arc: C6 Q6
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D4 E1_H01W0100
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: S1_V02S0401 Q6
arc: S3_V06S0203 F4
arc: V00B0000 F4
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0110111100001111
word: SLICED.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R41C28:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0501
arc: A6 H00R0000
arc: B1 S1_V02N0301
arc: B6 N1_V02S0501
arc: C1 E1_H02W0601
arc: C4 H02W0401
arc: C6 H02W0401
arc: CLK0 G_HPBX0300
arc: D1 V02N0001
arc: D4 H00R0100
arc: D6 F0
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q2
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: V01S0100 Q4
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111110110111110
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000001001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R41C29:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0203 V06S0203
arc: H00R0000 V02S0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0401 N1_V01S0000
arc: A0 V02S0501
arc: A1 F5
arc: A2 V02S0501
arc: A3 H02E0501
arc: A4 F7
arc: A5 V02S0301
arc: A6 F5
arc: A7 H02E0501
arc: B0 V00T0000
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 F3
arc: B7 H01E0101
arc: C0 H00R0100
arc: C2 V02N0601
arc: C3 N1_V01S0100
arc: C4 H01E0001
arc: C7 H02W0401
arc: CE0 H02W0101
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0201
arc: D2 H02W0001
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02W0201
arc: D6 S1_V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H00R0100 Q7
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F4
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000000100100011
word: SLICED.K1.INIT 0000010010001100
word: SLICEC.K0.INIT 1111111000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000010101010
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R41C30:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E3_H06E0103 H01E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V06S0303
arc: A0 H02W0501
arc: B0 S1_V02N0101
arc: B2 V02S0101
arc: C0 V02N0401
arc: C2 N1_V02S0401
arc: C6 E1_H01E0101
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02E0201
arc: D6 F2
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F2
arc: S1_V02S0601 F6
arc: V01S0000 F7
arc: V01S0100 Q0
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C31:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: A5 V00T0000
arc: B0 H02W0101
arc: B1 V00B0000
arc: B2 V01N0001
arc: B5 V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 N1_V01N0001
arc: C5 V02N0001
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D5 S1_V02N0401
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02W0301
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0201 F0
arc: S1_V02S0701 Q5
arc: V01S0100 Q6
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111001100110011
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R41C32:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06S0003
arc: A0 H02E0501
arc: A3 V02N0501
arc: A5 V02S0101
arc: A6 F5
arc: A7 W1_H02E0701
arc: B0 H02E0101
arc: B1 F3
arc: B3 V02N0101
arc: B5 N1_V02S0501
arc: B6 V02N0701
arc: C1 H02E0401
arc: C3 V02N0601
arc: C5 V00T0100
arc: C6 S1_V02N0001
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 N1_V01S0000
arc: D5 S1_V02N0601
arc: D6 H00L0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0401 Q4
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V01S0100 Q6
word: SLICED.K1.INIT 0000101000000000
word: SLICEC.K1.INIT 1100010010000000
word: SLICED.K0.INIT 0001000001010000
word: SLICEA.K0.INIT 1101110101010101
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1111001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C33:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A2 V02S0701
arc: A6 H02E0701
arc: B1 V02S0101
arc: B2 H00R0000
arc: B6 V02S0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C6 Q6
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02E0001
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 V00T0100
arc: M4 H02W0401
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N1_V02N0001 F0
arc: W1_H02W0001 Q2
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R41C34:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: A0 H02W0701
arc: A1 V02N0501
arc: A2 V00B0000
arc: A3 V01N0101
arc: A4 V00B0000
arc: A6 W1_H02E0501
arc: A7 N1_V01S0100
arc: B0 V01N0001
arc: B1 H01W0100
arc: B2 H02E0101
arc: B3 E1_H01W0100
arc: B4 S1_V02N0501
arc: B5 F3
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: C2 H02W0601
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: C6 F4
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 F2
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 H01W0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M5 H02E0001
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N3_V06N0303 F5
arc: S1_V02S0501 Q7
arc: V01S0100 Q7
word: SLICEC.K0.INIT 1101000010000000
word: SLICED.K0.INIT 0000110000000100
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1101000010000000
word: SLICEB.K1.INIT 0000000000101010
word: SLICEC.K1.INIT 1100110000001100
word: SLICEA.K0.INIT 1011101100110011
word: SLICEA.K1.INIT 1101110101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 H01E0001
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 N1_V02S0701
arc: A1 V02S0701
arc: A2 F5
arc: A3 V00B0000
arc: A4 N1_V02S0301
arc: A5 S1_V02N0101
arc: A7 V02S0101
arc: B1 H02E0301
arc: B2 F3
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: B5 H02W0101
arc: B7 E1_H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 F6
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 E1_H02W0401
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 H02E0001
arc: D4 H02E0201
arc: D5 H02W0201
arc: D7 N1_V02S0401
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V00T0100 F1
word: SLICEA.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1010000011111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C36:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 W3_H06E0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 H00R0100
arc: B1 Q1
arc: B2 H01W0100
arc: B3 H00R0100
arc: B6 V01S0000
arc: C0 N1_V01N0001
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 E1_H02W0001
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 Q7
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: V00B0000 Q6
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111111111101111
word: SLICEB.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 1111000011111111
word: SLICED.K0.INIT 0110101010101010
word: SLICEA.K0.INIT 0011111111000000
word: SLICED.K1.INIT 0101010110101010
word: SLICEA.K1.INIT 0011001100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C37:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: A2 F5
arc: A3 V00B0000
arc: A4 E1_H01W0000
arc: A5 Q5
arc: A7 V02S0101
arc: B2 N1_V02S0101
arc: B3 H02W0301
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: B6 F3
arc: B7 S1_V02N0501
arc: C2 F4
arc: C3 S1_V02N0401
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 Q6
arc: C7 W1_H02E0601
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 W1_H02E0201
arc: D5 N1_V02S0601
arc: D6 V02S0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N3_V06N0103 F2
arc: V01S0000 Q5
arc: V01S0100 F2
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000110011001100
word: SLICEC.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C38:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 S3_V06N0103
arc: A0 F7
arc: A2 F5
arc: A3 W1_H02E0501
arc: A4 N1_V02S0301
arc: A5 W1_H02E0701
arc: A6 H02W0701
arc: A7 E1_H02W0501
arc: B0 W1_H02E0301
arc: B2 V02N0101
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: B6 F3
arc: C0 V02S0601
arc: C2 W1_H02E0401
arc: C3 S1_V02N0401
arc: C4 N1_V02S0001
arc: C5 W1_H02E0601
arc: C6 F4
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D6 H00R0100
arc: D7 H02W0201
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0601 F6
arc: V01S0000 F0
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0101010100000101
word: SLICEA.K0.INIT 1010110011111100
word: SLICEC.K0.INIT 1010100000001000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000010000001100
word: SLICEC.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 0100010000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R41C39:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 V06S0303
arc: A3 H00L0100
arc: A4 H02E0701
arc: B0 E1_H02W0101
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B4 E1_H02W0301
arc: C0 E1_H01W0000
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111110011110000
word: SLICEB.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 0001001100000000
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R41C40:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A7 E1_H01W0000
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0501
arc: B7 N1_V02S0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C7 H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110001000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R41C41:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N3_V06S0303
arc: A0 H00R0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A6 H02E0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V02N0501
arc: B6 H02W0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 V02S0201
arc: C6 H02E0401
arc: CE2 H00R0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: D6 V02S0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: LSR1 V00B0100
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0001 Q6
arc: N1_V02N0701 Q5
arc: S1_V02S0601 F6
arc: V01S0000 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000001000110010
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R41C42:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W1_H02E0001
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: A0 H00R0000
arc: A2 F5
arc: A4 H02E0501
arc: A7 N1_V02S0101
arc: B0 E1_H02W0301
arc: B2 H00R0100
arc: B4 V02S0501
arc: B7 V02N0701
arc: C0 F4
arc: C2 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 V00T0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 H02W0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 S1_V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: M2 H02E0601
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F0
arc: V00B0100 F7
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0001001100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001000100000001
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0010101000000000
word: SLICEC.K0.INIT 1110110011111111
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R41C43:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: A0 F7
arc: A1 F7
arc: A2 N1_V02S0501
arc: A3 V02N0701
arc: A4 F5
arc: A6 F5
arc: A7 S1_V02N0301
arc: B1 V00B0000
arc: B3 E1_H02W0301
arc: B5 N1_V02S0701
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 H02W0601
arc: C3 V02N0601
arc: C5 N1_V02S0001
arc: C6 E1_H02W0601
arc: C7 F4
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02S0601
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 V00B0100
arc: N1_V01N0001 F0
arc: S1_V02S0501 F5
word: SLICEC.K1.INIT 1111110000000000
word: SLICEB.K1.INIT 1010001010000000
word: SLICED.K1.INIT 1011000010000000
word: SLICEB.K0.INIT 0000010100001111
word: SLICED.K0.INIT 0010000010101000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0000010101010101
word: SLICEA.K1.INIT 0000000100010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R41C44:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H02W0501
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 N1_V02S0501
arc: A4 W1_H02E0701
arc: A5 V02S0301
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 H02W0101
arc: B1 H02E0101
arc: B2 V01N0001
arc: B3 H02E0101
arc: B4 N1_V02S0501
arc: B5 E1_H02W0301
arc: B7 N1_V02S0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C3 H00L0100
arc: C4 E1_H01E0101
arc: C6 V02S0001
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 H00R0000
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0000
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
word: SLICEA.K0.INIT 1011000000000000
word: SLICEA.K1.INIT 1101000011000000
word: SLICEC.K1.INIT 1100110010001000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1010111100000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000000010111011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R41C45:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 N1_V02S0501
arc: A2 E1_H02W0501
arc: A3 V00B0000
arc: A4 W1_H02E0501
arc: A6 F5
arc: A7 W1_H02E0501
arc: B0 S1_V02N0101
arc: B2 W1_H02E0101
arc: B3 V02N0301
arc: B6 V02S0701
arc: B7 S1_V02N0501
arc: C0 N1_V02S0401
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V02S0001
arc: C6 H02E0401
arc: C7 V00T0000
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V00T0000 F2
arc: W1_H02W0001 F0
arc: W1_H02W0401 F4
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0100110010001000
word: SLICEB.K1.INIT 1000101010000000
word: SLICEA.K0.INIT 1110000000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0001000000110000
word: SLICED.K1.INIT 1000101000001010
word: SLICEC.K0.INIT 0000000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R41C46:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0301
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 N1_V01S0100
arc: A0 V02S0701
arc: A1 H02E0701
arc: A2 V02S0501
arc: A3 H02E0501
arc: A4 E1_H01W0000
arc: A5 W1_H02E0701
arc: A6 V02S0101
arc: B0 N1_V02S0301
arc: B1 H00R0100
arc: B2 H02W0101
arc: B3 V02S0101
arc: B4 H02W0301
arc: B5 W1_H02E0101
arc: B6 F3
arc: C0 F4
arc: C1 W1_H02E0401
arc: C2 H02E0401
arc: C4 H02E0401
arc: C5 V00T0000
arc: C7 V02S0001
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 N1_V02S0401
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F3
arc: V01S0100 F1
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000010001111
word: SLICED.K0.INIT 1100110010001000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0010101010001000
word: SLICEC.K1.INIT 1010001010000000
word: SLICEB.K1.INIT 1010101000100010
word: SLICEC.K0.INIT 0000011100000010
word: SLICEB.K0.INIT 0101000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R41C47:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0103 E1_H01W0100
arc: A1 H02E0501
arc: A3 H00L0100
arc: A7 E1_H02W0701
arc: B1 H00R0100
arc: B3 H00L0000
arc: C1 F4
arc: C3 S1_V02N0601
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: C7 V00B0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 H02E0001
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: M2 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0401 F6
arc: S1_V02S0001 F2
arc: V00T0000 F0
arc: V01S0100 Q6
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1011001100111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R41C48:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V06N0203
arc: A1 N1_V02S0501
arc: A2 W1_H02E0701
arc: A3 F5
arc: A4 H02E0701
arc: A6 H00L0000
arc: A7 W1_H02E0701
arc: B0 H02W0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 H00R0000
arc: B6 H01E0101
arc: B7 V00T0000
arc: C1 F4
arc: C2 H02E0401
arc: C3 V02S0401
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: C6 H02E0601
arc: C7 S1_V02N0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00T0100
arc: D2 V01S0100
arc: D3 F2
arc: D4 F0
arc: D5 F0
arc: D6 H00R0100
arc: D7 V02N0401
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q7
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F1
arc: V00T0100 F3
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0111111100000000
word: SLICED.K1.INIT 0000010000001100
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0010101010100000
word: SLICEB.K1.INIT 0001010100000000
word: SLICEB.K0.INIT 0001000000110000
word: SLICEA.K1.INIT 0000000100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R41C49:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0401
arc: H01W0000 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: A0 W1_H02E0701
arc: A1 H02E0501
arc: A2 F7
arc: A3 V02S0501
arc: A4 F5
arc: A5 V02S0101
arc: A6 N1_V01N0101
arc: A7 H00R0000
arc: B1 H02W0101
arc: B3 H00R0100
arc: B4 E1_H02W0101
arc: B5 W1_H02E0301
arc: B6 H02E0101
arc: B7 V00T0000
arc: C1 H00L0000
arc: C2 F4
arc: C3 F4
arc: C4 V02S0201
arc: C5 H02W0601
arc: C6 V02N0201
arc: C7 E1_H02W0401
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 W1_H02E0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 F0
arc: D5 H02E0201
arc: D6 V02S0401
arc: D7 H01W0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00T0100
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: V01S0000 F6
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1111000010000000
word: SLICEC.K0.INIT 0000000000101010
word: SLICEB.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0111110000000000
word: SLICEC.K1.INIT 0000000001001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R41C50:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 F5
arc: A1 W1_H02E0701
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 H02W0701
arc: A6 V02N0301
arc: A7 E1_H02W0701
arc: B0 F3
arc: B1 H02E0101
arc: B2 E1_H02W0301
arc: B4 V01S0000
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 V02S0601
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 W1_H02E0601
arc: C5 S1_V02N0201
arc: C6 V00B0100
arc: C7 V02S0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 E1_H02W0001
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 N1_V02S0401
arc: D6 H00R0100
arc: D7 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1010100000100000
word: SLICEB.K0.INIT 1010100000001000
word: SLICED.K1.INIT 0000000001110000
word: SLICED.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 1111001011111010
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0101010100000101
word: SLICEB.K1.INIT 0000000001011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R41C51:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: A1 F7
arc: A2 V02N0701
arc: A4 H02E0501
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 W1_H02E0701
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 H02W0101
arc: B6 H02E0101
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V02N0001
arc: C5 H02W0601
arc: C6 V00T0000
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 F0
arc: D5 W1_H02E0001
arc: D6 H01W0000
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0000
arc: M2 H02E0601
arc: V00B0000 F6
arc: V01S0000 F2
word: SLICEC.K0.INIT 0001010100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K1.INIT 1011011100110111
word: SLICED.K0.INIT 0010101010101010
word: SLICEC.K1.INIT 0001000001010000
word: SLICEB.K0.INIT 0000000001110000
word: SLICEB.K1.INIT 0000000000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R41C52:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: A1 N1_V02S0701
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A5 V02N0301
arc: A6 F5
arc: A7 S1_V02N0101
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 V01N0001
arc: B4 N1_V01S0000
arc: B5 H02W0101
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 F4
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 H01E0001
arc: C6 V02N0001
arc: C7 V02S0201
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 N1_V02S0201
arc: D2 F0
arc: D4 V02S0401
arc: D5 H01W0000
arc: D7 H02E0201
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 1110101011111010
word: SLICEB.K1.INIT 1111101011111010
word: SLICEC.K1.INIT 0001010100000000
word: SLICED.K0.INIT 0010101000101010
word: SLICED.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 0000001000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R41C53:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0701
arc: A1 H02W0501
arc: A2 V00T0000
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 F7
arc: A6 W1_H02E0701
arc: B0 H02W0101
arc: B1 V01N0001
arc: B2 S1_V02N0301
arc: B3 H00L0000
arc: B4 H02W0301
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02S0001
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F0
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F5
arc: V01S0000 F7
arc: W1_H02W0001 F2
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 1111000010100000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 0111101000000000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111110001111
word: SLICEA.K1.INIT 1111110111011101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R41C54:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0301
arc: H00L0100 E1_H02W0301
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0003 F0
arc: V01S0000 F0
word: SLICEA.K0.INIT 1110010000000000
word: SLICEA.K1.INIT 1110010011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C55:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 V01N0101
arc: A0 V02S0701
arc: B0 H02E0101
arc: C0 N1_V02S0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111100011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R41C56:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A4 W1_H02E0701
arc: A5 S1_V02N0101
arc: A6 W1_H02E0701
arc: B0 W1_H02E0301
arc: B4 E1_H02W0301
arc: B5 V01S0000
arc: B6 V00B0100
arc: B7 V02N0701
arc: C0 F4
arc: C2 F4
arc: C4 E1_H02W0601
arc: C5 V02S0201
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0103 F1
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V01S0000 F4
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 0000000010110011
word: SLICEA.K0.INIT 1011101110001011
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0010001000001010
word: SLICEC.K0.INIT 0000000000010101
word: SLICED.K1.INIT 1111110000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R41C57:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0401
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 V02S0701
arc: A4 N1_V01S0100
arc: A6 N1_V01S0100
arc: B0 H02E0101
arc: B2 H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H02E0001
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1110001011110011
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1110001011110011
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1111010100000101
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111010100000101
word: SLICED.K1.INIT 1111111100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R41C58:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E1_H02W0301
arc: A0 H02W0501
arc: A1 V02S0701
arc: B0 V00B0000
arc: B1 H00R0100
arc: C0 V02N0401
arc: C1 V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F0
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
word: SLICEA.K0.INIT 1110111110101111
word: SLICEA.K1.INIT 1111111110001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R41C59:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 H02E0601
arc: V00T0100 V02N0501
arc: W1_H02W0501 V06S0303
arc: A0 H00L0100
arc: A1 H02W0501
arc: A2 V02N0701
arc: A3 F7
arc: A4 V00T0000
arc: A5 Q5
arc: A6 W1_H02E0501
arc: A7 Q7
arc: B0 W1_H02E0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 Q3
arc: B4 V01S0000
arc: B5 V01S0000
arc: B6 V00B0100
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 N1_V02S0401
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 F4
arc: C7 W1_H02E0601
arc: CE0 H02W0101
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 W1_H02E0001
arc: D3 H02E0001
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 F1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 Q3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0111000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0010101000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R41C60:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 N1_V02S0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 H01E0101
arc: A4 H02E0501
arc: B4 H02E0101
arc: C4 H02E0601
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D4 H02E0001
arc: F4 F4_SLICE
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: S1_V02S0401 F4
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 0010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C61:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 H02E0301
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H02W0401
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: B0 H00R0100
arc: C0 H02W0601
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: M0 V00T0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C62:PLC2
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0601 V02N0601
arc: B0 V00B0000
arc: C0 V02N0601
arc: C1 E1_H02W0601
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: F0 F5A_SLICE
arc: M0 H02E0601
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 1100111111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C63:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 N1_V02S0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 W3_H06E0203

.tile R41C64:PLC2
arc: W1_H02W0601 W3_H06E0303

.tile R41C68:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R41C70:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R42C116:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100

.tile R42C122:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R42C123:PLC2
arc: E1_H02E0201 V06N0103

.tile R42C124:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R42C16:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R42C17:PLC2
arc: E1_H02E0001 V02S0001
arc: S3_V06S0303 N3_V06S0203

.tile R42C18:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N3_V06N0003 S1_V02N0001
arc: V00B0000 H02W0401
arc: C0 H02W0601
arc: C1 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C19:PLC2
arc: E3_H06E0203 H01E0001
arc: H00R0000 E1_H02W0601
arc: N3_V06N0003 H06W0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 E1_H02W0001
arc: W1_H02W0401 N3_V06S0203
arc: A0 V02N0701
arc: A2 V00T0000
arc: A5 E1_H01W0000
arc: B3 E1_H01W0100
arc: B4 H00R0000
arc: B6 H01E0101
arc: B7 H02E0301
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R42C20:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E1_H01W0100
arc: N1_V02N0101 S1_V02N0001
arc: N3_V06N0203 E3_H06W0203
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 E1_H01W0100
arc: A1 H02W0701
arc: A5 H02E0501
arc: B0 H02W0301
arc: B4 H01E0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D4 H02W0201
arc: D5 H02W0201
arc: E1_H01E0001 F1
arc: E1_H02E0201 F0
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000010101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C21:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 H02W0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 V02N0701
arc: A2 H01E0001
arc: A3 V00T0000
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C4 E1_H02W0601
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02E0201
arc: D2 Q2
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H01W0100 F3
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 1111111101010101
word: SLICEA.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111100001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C22:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 V01N0001
arc: N3_V06N0103 V01N0101
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A5 Q5
arc: A7 Q7
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H02E0601 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C23:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 H06W0203
arc: V00T0100 V02S0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02S0701
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F7
arc: V00T0000 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000001010101
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C24:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 H02E0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02N0001
arc: A0 W1_H02E0501
arc: A2 N1_V02S0501
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 H02W0701
arc: A7 H02E0701
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 V00B0000
arc: B7 V02N0701
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0101 F3
arc: S1_V02S0401 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R42C25:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: H00L0000 H02E0001
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A2 V00B0000
arc: A4 V00T0000
arc: A5 H02E0701
arc: B0 W1_H02E0301
arc: B1 H02E0101
arc: B3 H02E0301
arc: B6 N1_V02S0501
arc: E1_H01E0001 F5
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R42C26:PLC2
arc: E1_H02E0501 V06S0303
arc: H00R0000 H02W0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: W1_H02W0701 W3_H06E0203
arc: A4 V02S0101
arc: A5 V02S0101
arc: B4 H00R0000
arc: B5 H02W0101
arc: C4 V02S0201
arc: C5 H02W0601
arc: D4 H02W0201
arc: D5 V00B0000
arc: F4 F5C_SLICE
arc: M4 V00T0000
arc: N3_V06N0203 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1110001000100010
word: SLICEC.K1.INIT 1111101000111010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R42C27:PLC2
arc: E1_H02E0701 V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 V02S0601
arc: A0 H02E0501
arc: A1 H02E0501
arc: B0 E1_H02W0301
arc: B1 W1_H02E0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F5A_SLICE
arc: M0 W1_H02E0601
arc: N1_V02N0001 F0
word: SLICEA.K0.INIT 1100101000001010
word: SLICEA.K1.INIT 1111101000111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R42C28:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 V02S0301
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: E3_H06E0003 Q3
arc: M0 V00B0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0003 Q3
arc: V01S0000 Q0
arc: W3_H06W0003 Q0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C29:PLC2
arc: E1_H02E0101 V02S0101
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 W3_H06E0003
arc: A1 W1_H02E0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A5 Q5
arc: A7 F5
arc: B1 Q1
arc: B2 V02S0301
arc: B5 V02N0701
arc: B7 V00B0100
arc: C1 H02W0601
arc: C2 S1_V02N0401
arc: C5 H02W0601
arc: C7 H02W0401
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 V02S0201
arc: D2 S1_V02N0201
arc: D3 V00T0100
arc: D5 V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q7
arc: V00B0100 Q7
arc: V01S0000 F3
arc: V01S0100 Q5
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 1101000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R42C30:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 H01E0101
arc: H00L0100 H02E0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: CE0 H00L0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: LSR0 W1_H02E0301
arc: M0 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0001 Q0
arc: V01S0000 Q4
arc: V01S0100 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C31:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0000 N1_V02S0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 N1_V02S0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 S3_V06N0103
arc: A0 H00R0000
arc: A1 H00L0000
arc: A3 V02S0701
arc: B0 V02S0301
arc: B1 V02N0101
arc: C0 H02W0401
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: V01S0000 Q3
word: SLICEA.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R42C32:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06N0303
arc: A0 V02S0501
arc: A4 S1_V02N0101
arc: B4 V02S0701
arc: C0 V02N0401
arc: C4 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D4 E1_H01W0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 F4
arc: S1_V02S0101 Q3
arc: V01S0100 Q4
word: SLICEC.K0.INIT 0000000010100010
word: SLICEA.K0.INIT 1010000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C33:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H06E0303
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02N0601
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A0 V02S0701
arc: A1 V02S0501
arc: A2 H02E0501
arc: A6 V00T0100
arc: A7 V02N0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B6 V00T0000
arc: B7 V00B0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C4 V02N0201
arc: C6 H02W0601
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D4 S1_V02N0401
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0100 Q1
arc: V01S0000 Q2
word: SLICED.K1.INIT 1011000010000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R42C34:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 V02S0501
arc: A3 V00T0000
arc: A4 V02N0101
arc: A5 V00B0000
arc: B0 H02E0301
arc: B3 H01W0100
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: C0 S1_V02N0401
arc: C2 E1_H01W0000
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: CE0 H00L0000
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 V02N0201
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: N1_V02N0501 F5
arc: V00T0000 Q0
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R42C35:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 V06S0003
arc: H00L0000 H02W0201
arc: H00R0000 E1_H02W0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0501
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V06S0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V02S0101
arc: B0 H02W0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 N1_V02S0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 V02S0001
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R42C36:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 V06S0303
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W3_H06W0103 V06N0103
arc: A0 S1_V02N0701
arc: A3 H02E0501
arc: A6 V00T0100
arc: B3 V02S0101
arc: B6 V00T0000
arc: C0 V02N0601
arc: C3 H02W0401
arc: C6 H02E0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D3 V02N0001
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: V00T0100 F3
arc: V01S0100 Q0
word: SLICEB.K1.INIT 1010100000001000
word: SLICED.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R42C37:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: A0 F5
arc: A1 F5
arc: A4 S1_V02N0101
arc: A5 E1_H01W0000
arc: B1 V02S0101
arc: B5 N1_V01S0000
arc: B7 H02W0101
arc: C0 H02W0601
arc: C1 H02W0401
arc: C4 H02E0401
arc: C5 V02S0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D5 H02E0201
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 Q6
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 F0
arc: S3_V06S0003 F0
arc: V00B0000 F4
arc: V01S0000 F0
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111011101
word: SLICEC.K0.INIT 1111101011111010
word: SLICED.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C38:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 H02E0401
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: A0 W1_H02E0501
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C39:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0701
arc: A7 H02W0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02N0501
arc: B7 V02S0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 H02E0401
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S3_V06S0003 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R42C40:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A7 Q7
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 V02N0501
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C7 E1_H01E0101
arc: CE1 N1_V02S0201
arc: CE3 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 W1_H02E0301
arc: LSR1 V00B0000
arc: M3 H00L0000
arc: M7 H00L0000
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q3
arc: V01S0100 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R42C41:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0301 N1_V01S0100
arc: A1 F5
arc: A3 W1_H02E0701
arc: A4 S1_V02N0301
arc: A5 N1_V01N0101
arc: A6 H02E0501
arc: A7 Q7
arc: B1 V02N0301
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 H00R0000
arc: B5 W1_H02E0301
arc: B6 V01S0000
arc: B7 V02N0501
arc: C1 F4
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 W1_H02E0401
arc: C5 W1_H02E0601
arc: C6 H01E0001
arc: C7 V01N0101
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 H02E0201
arc: D6 H01W0000
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1101111101011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 0001010100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C42:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0100 H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A4 E1_H01W0000
arc: A7 N1_V01N0101
arc: B1 V00B0000
arc: B4 N1_V02S0701
arc: B7 V00T0000
arc: C0 F4
arc: C1 N1_V02S0601
arc: C2 F4
arc: C3 F4
arc: C7 V00B0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00B0000 F4
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1100110001010000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0010000001110000
word: SLICEC.K0.INIT 1010101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C43:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0501
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: A0 H01E0001
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V02S0501
arc: A4 S1_V02N0101
arc: A5 V02S0101
arc: A6 E1_H01W0000
arc: A7 S1_V02N0101
arc: B0 H02E0301
arc: B1 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 V02S0501
arc: B5 V02S0701
arc: B6 V02S0501
arc: B7 S1_V02N0701
arc: C0 H02E0601
arc: C1 H00L0100
arc: C2 H02E0401
arc: C4 V00T0100
arc: C5 H02W0401
arc: C6 V00T0100
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 V00T0100
arc: D4 E1_H02W0001
arc: D5 H02W0001
arc: D6 F2
arc: D7 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
arc: W1_H02W0001 Q0
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0100000001010101
word: SLICEB.K1.INIT 1010101010001000
word: SLICEA.K1.INIT 1000101010000000
word: SLICED.K1.INIT 1000100011000000
word: SLICEC.K0.INIT 1100100000001000
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K0.INIT 1000110010000000
word: SLICEC.K1.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R42C44:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 W1_H02E0501
arc: A2 V01N0101
arc: A3 V00T0000
arc: A4 H02E0501
arc: A5 H02W0501
arc: A7 H02E0701
arc: B0 H02W0301
arc: B4 N1_V02S0501
arc: B5 V02S0501
arc: B6 S1_V02N0701
arc: C0 H00L0000
arc: C1 H00R0100
arc: C2 E1_H02W0401
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 V00T0100
arc: C6 V00T0100
arc: C7 V02N0001
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 F2
arc: D5 V01N0001
arc: D6 V01N0001
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F2
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N1_V02N0101 F3
arc: N1_V02N0501 F5
arc: V01S0000 F4
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1000110010000000
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111110000000000
word: SLICEC.K0.INIT 1010100000100000
word: SLICED.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R42C45:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V01N0101
arc: A2 E1_H01E0001
arc: A3 S1_V02N0701
arc: A7 N1_V02S0301
arc: B4 S1_V02N0701
arc: B6 V02S0501
arc: B7 V02N0501
arc: C0 V02S0401
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C6 H02W0601
arc: C7 F4
arc: D0 V02S0201
arc: D2 V02N0001
arc: D3 F0
arc: D4 H00L0100
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: S1_V02S0501 F7
arc: V00T0000 F0
arc: V01S0000 F0
arc: V01S0100 F0
arc: W1_H02W0201 F0
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 1100010010000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0101010100000000
word: SLICEA.K0.INIT 1111000000001111
word: SLICEC.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R42C46:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: A1 H02W0701
arc: A2 V02S0501
arc: A3 F7
arc: A4 F5
arc: A5 N1_V01N0101
arc: A6 N1_V01S0100
arc: A7 V02N0101
arc: B1 V01N0001
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: B4 H01E0101
arc: B5 V02N0701
arc: B6 H02W0101
arc: B7 V02N0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 F4
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C7 H02W0601
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 F2
arc: D2 H02W0001
arc: D3 V00T0100
arc: D4 S1_V02N0601
arc: D5 E1_H02W0201
arc: D6 H01W0000
arc: D7 E1_H02W0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: V01S0100 F1
word: SLICEB.K1.INIT 0010101010101010
word: SLICED.K1.INIT 0001000001010000
word: SLICED.K0.INIT 0100010000000000
word: SLICEA.K1.INIT 0111010100000000
word: SLICEB.K0.INIT 0000000000010000
word: SLICEC.K0.INIT 0000001000100010
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R42C47:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0701
arc: A2 V02S0501
arc: A3 W1_H02E0701
arc: A4 V00T0100
arc: A5 F7
arc: A6 H00R0000
arc: A7 H02E0501
arc: B1 V00B0000
arc: B2 W1_H02E0301
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 H02W0301
arc: B6 W1_H02E0301
arc: B7 V02N0701
arc: C1 E1_H02W0401
arc: C2 H02W0401
arc: C3 H00R0100
arc: C4 W1_H02E0601
arc: C5 V00T0100
arc: C6 V02N0201
arc: C7 V02N0001
arc: D1 H01E0101
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 V02N0401
arc: D5 V02S0601
arc: D6 V01N0001
arc: D7 H00L0100
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: V00B0000 F4
arc: V00B0100 F5
arc: V01S0100 F6
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000111
word: SLICEC.K0.INIT 1100010010000000
word: SLICEA.K1.INIT 0001001100000000
word: SLICEC.K1.INIT 0000000101010101
word: SLICED.K1.INIT 1010000010001000
word: SLICED.K0.INIT 1010001010000000
word: SLICEB.K0.INIT 1010100000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R42C48:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0100 V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A1 V01N0101
arc: A2 F5
arc: A4 H02E0701
arc: A5 V02S0101
arc: A7 H02W0701
arc: B0 E1_H02W0301
arc: B1 V02N0101
arc: B2 H02W0301
arc: B4 H02W0101
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 S1_V02N0501
arc: C0 F6
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C5 H02E0601
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 H00R0000
arc: D4 V02S0401
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q7
arc: E1_H02E0101 F1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q0
arc: M2 E1_H02W0601
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F1
arc: S1_V02S0201 F2
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0011001100000011
word: SLICEB.K0.INIT 1100010011001100
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0010001011110010
word: SLICEC.K0.INIT 0001000100110011
word: SLICED.K1.INIT 1010110000000000
word: SLICEC.K1.INIT 0010001000101010
word: SLICEA.K1.INIT 1010110010101100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R42C49:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: A0 S1_V02N0701
arc: A3 H00L0100
arc: A4 F5
arc: A6 V00T0100
arc: A7 H02E0501
arc: B0 V01N0001
arc: B1 V02S0101
arc: B2 W1_H02E0301
arc: B3 V01N0001
arc: B4 W1_H02E0301
arc: B5 H02E0301
arc: B6 W1_H02E0301
arc: C0 W1_H02E0601
arc: C1 H00L0000
arc: C2 W1_H02E0401
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: N1_V01N0001 F5
arc: V00B0100 F7
arc: W1_H02W0301 F1
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 0011001100000011
word: SLICEA.K0.INIT 1000101010000000
word: SLICED.K0.INIT 1010001010000000
word: SLICEB.K1.INIT 1110000001000000
word: SLICED.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1011000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R42C50:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02W0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: A0 H00L0100
arc: A2 W1_H02E0501
arc: A3 F5
arc: A4 F7
arc: A5 V02S0101
arc: A6 W1_H02E0501
arc: B0 F3
arc: B3 V01N0001
arc: B4 V02S0501
arc: B5 H02E0301
arc: B7 V02S0701
arc: C0 H02E0401
arc: C2 H02W0601
arc: C3 V02S0401
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 H02E0601
arc: C7 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 F0
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 H01E0001
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: S3_V06S0203 Q4
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000010000001100
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000011001111
word: SLICEC.K0.INIT 0011000010111010
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0000101000101010
word: SLICED.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R42C51:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 H00L0100
arc: A4 W1_H02E0501
arc: A6 H02E0501
arc: A7 H00R0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 H02E0101
arc: B4 H02W0101
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 N1_V02S0701
arc: C0 F4
arc: C1 N1_V01N0001
arc: C3 H00R0100
arc: C6 V02S0201
arc: C7 S1_V02N0001
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: S1_V02S0701 F7
arc: S3_V06S0203 Q7
arc: V00T0000 F2
arc: V01S0100 Q7
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000101000100010
word: SLICEB.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0101010100010001
word: SLICEA.K0.INIT 1111000011111100
word: SLICEA.K1.INIT 0000101011001110
word: SLICEC.K1.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R42C52:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: A0 F7
arc: A1 F7
arc: A2 E1_H02W0701
arc: A4 E1_H02W0701
arc: A7 V02N0101
arc: B1 W1_H02E0301
arc: B3 H02E0301
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: B6 W1_H02E0101
arc: B7 V02N0701
arc: C1 S1_V02N0601
arc: C2 H02W0601
arc: C3 H02W0401
arc: C4 H02W0601
arc: C5 V02N0201
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 V01N0001
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0301 F3
arc: N1_V02N0701 F5
arc: S3_V06S0203 Q4
word: SLICEA.K0.INIT 1111111110101010
word: SLICEA.K1.INIT 1110110011001100
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000110100001101
word: SLICEC.K1.INIT 1100000011000000
word: SLICEB.K1.INIT 1111000011000000
word: SLICEC.K0.INIT 0000100011001100
word: SLICEB.K0.INIT 0000101011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R42C53:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A2 V00T0000
arc: A5 V02N0101
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 H01W0100
arc: B5 S1_V02N0501
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 N1_V02S0401
arc: C1 H02W0401
arc: C2 V02S0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: D0 H00R0000
arc: D2 V02N0201
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: M0 V00T0100
arc: M6 E1_H02W0401
arc: S1_V02S0001 F0
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 F6
word: SLICED.K0.INIT 1010100000100000
word: SLICED.K1.INIT 1111110101110101
word: SLICEA.K0.INIT 1111111110001010
word: SLICEA.K1.INIT 1111101011111010
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000010100000
word: SLICEC.K1.INIT 0011001100010001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R42C54:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 V02N0501
arc: A1 H02E0501
arc: A2 H00L0100
arc: A4 V00T0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02S0301
arc: B4 N1_V02S0701
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 S1_V02N0401
arc: C4 N1_V02S0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 E1_H02W0201
arc: D4 E1_H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: S1_V02S0101 F1
arc: V00T0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000100000001111
word: SLICEB.K0.INIT 0101000000110000
word: SLICEC.K0.INIT 0100010000001100
word: SLICEA.K1.INIT 0000110100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E1_H02W0601
arc: A0 F5
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 V02N0301
arc: A5 H02E0701
arc: B0 V02N0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 N1_V02S0501
arc: C0 V02N0601
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 H02E0401
arc: C6 E1_H02W0601
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 H02W0201
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0401 Q4
arc: S3_V06S0103 F2
arc: V00T0000 F0
arc: V01S0100 F2
arc: W3_H06W0003 Q0
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0100010100000101
word: SLICEC.K1.INIT 0011000001010000
word: SLICEA.K0.INIT 0100000001010101
word: SLICEB.K0.INIT 1100000010001000
word: SLICEB.K1.INIT 1111001110111011
word: SLICED.K0.INIT 0000111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R42C56:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0000
arc: A2 H00L0100
arc: B0 W1_H02E0301
arc: B2 H02W0301
arc: B4 H02W0101
arc: B6 H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: D0 V00T0100
arc: D1 S1_V02N0001
arc: D2 V02S0001
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M6 W1_H02E0401
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1110010011110101
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000010111011
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1111001100000011
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111001100000011
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R42C57:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 N3_V06S0003
arc: H00R0000 H02W0401
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: A1 S1_V02N0701
arc: A6 V02S0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B4 N1_V01S0000
arc: B6 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C4 Q4
arc: C6 H02E0401
arc: CE2 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0001
arc: D4 V02N0401
arc: D6 H02W0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0501 Q7
arc: V00T0000 F0
arc: V01S0000 Q4
arc: W1_H02W0401 F4
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0101111100011011
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1100010010000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C58:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: A1 H00L0000
arc: A2 H02E0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 V02S0101
arc: A6 H02W0701
arc: A7 N1_V01N0101
arc: B1 V02S0301
arc: B2 H02W0101
arc: B3 Q3
arc: B4 V00B0100
arc: B5 N1_V02S0501
arc: B6 H01E0101
arc: B7 H02E0301
arc: C1 H02E0601
arc: C2 F4
arc: C3 S1_V02N0401
arc: C4 H02W0401
arc: C5 H02E0401
arc: C6 E1_H02W0601
arc: C7 H01E0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D2 H00R0000
arc: D3 H02W0201
arc: D4 H02E0001
arc: D5 F0
arc: D6 V01N0001
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M3 W1_H02E0201
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0000011100000010
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1000000010101010
word: SLICED.K0.INIT 0001001100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C59:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 V02S0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 F7
arc: A6 H00L0000
arc: A7 E1_H02W0701
arc: B0 H01W0100
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 Q3
arc: B4 V02N0701
arc: B5 V00B0100
arc: B6 V00B0100
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C3 F4
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 W1_H02E0601
arc: C7 V00T0100
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 F0
arc: D4 H02W0001
arc: D5 F2
arc: D6 V02S0401
arc: D7 H01W0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: S1_V02S0101 F1
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W1_H02W0101 Q1
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0111000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R42C60:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 W3_H06E0303
arc: H00R0100 W1_H02E0501
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H01W0000
arc: A1 H00L0100
arc: A4 V02S0301
arc: A7 H00L0000
arc: B1 V02S0301
arc: B4 S1_V02N0701
arc: B7 H01E0101
arc: C1 S1_V02N0601
arc: C4 Q4
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V02S0001
arc: D4 V02S0401
arc: D7 S1_V02N0601
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 F1
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 F7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000000001011100
word: SLICEA.K1.INIT 0000011100000100
word: SLICEC.K0.INIT 0001001100000010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C61:PLC2
arc: H00L0000 H02W0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: H01W0000 Q5
arc: LSR1 E1_H02W0501
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C62:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 V01N0001
arc: B0 V00B0000
arc: C0 H00L0100
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00B0100
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: M0 V00T0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00B0000 Q4
arc: W1_H02W0001 F0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C63:PLC2
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 S1_V02N0501

.tile R42C68:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R42C69:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R43C113:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R43C116:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R43C119:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R43C124:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R43C17:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: S1_V02S0201 H06W0103
arc: A2 E1_H02W0501
arc: A3 E1_H02W0701
arc: A6 S1_V02N0301
arc: B0 V02N0301
arc: B2 S1_V02N0101
arc: B3 E1_H02W0301
arc: B4 S1_V02N0701
arc: B5 S1_V02N0501
arc: B7 H02W0301
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R43C18:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: W1_H02W0301 S1_V02N0301
arc: B0 S1_V02N0101
arc: E1_H01E0001 F1
arc: F1 F1_SLICE
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R43C19:PLC2
arc: E3_H06E0003 H01E0001
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 V02N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: A2 H02E0501
arc: A3 S1_V02N0701
arc: A4 W1_H02E0501
arc: B0 V00B0000
arc: B2 H01W0100
arc: B3 H02W0301
arc: B5 W1_H02E0301
arc: B6 H02E0301
arc: B7 H02E0101
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R43C20:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R43C21:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: A2 V01N0101
arc: A4 V02S0101
arc: A5 V00T0000
arc: A6 F5
arc: A7 V02N0301
arc: B2 V02S0301
arc: B3 V01N0001
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V01S0000
arc: B7 V02S0501
arc: C0 V02N0601
arc: C2 V02N0601
arc: C3 V02N0401
arc: C5 V01N0101
arc: C6 F4
arc: C7 V02N0201
arc: D0 H00R0000
arc: D2 E1_H02W0001
arc: D3 H00R0000
arc: D4 H02W0001
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: N3_V06N0003 F3
arc: V01S0000 F2
word: SLICEC.K0.INIT 1001100100000000
word: SLICEB.K0.INIT 1100001101000001
word: SLICEC.K1.INIT 1100010011110101
word: SLICED.K1.INIT 0000000011010000
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R43C22:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: A0 V02N0701
arc: A2 V00T0000
arc: B0 H00R0100
arc: B1 H01W0100
arc: B2 H02E0101
arc: B3 H01W0100
arc: B5 V02N0501
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 V02N0201
arc: D4 H02W0201
arc: D5 H02E0201
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q6
arc: E3_H06E0203 F4
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0401 F4
arc: N1_V02N0601 Q6
arc: N3_V06N0003 F3
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q6
arc: S1_V02S0201 F2
arc: V01S0000 Q6
arc: W1_H02W0001 F0
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1000001001000001
word: SLICEB.K0.INIT 1001000000001001
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R43C23:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: V00B0000 H02E0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: A0 H02W0501
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 Q5
arc: A6 H02E0701
arc: A7 N1_V02S0301
arc: B2 V02N0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 V00B0000
arc: B7 V00B0100
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q5
arc: V00B0100 Q7
arc: V01S0000 Q7
arc: V01S0100 Q2
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C24:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0701
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V06S0303
arc: A0 H00L0000
arc: A2 V00T0000
arc: A5 Q5
arc: B0 V00B0000
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V02N0501
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C25:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0701
arc: V00B0100 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A3 F5
arc: A5 Q5
arc: C3 H02E0601
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D5 E1_H01W0100
arc: E1_H02E0501 Q5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: LSR0 V00B0100
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: V01S0000 Q5
arc: W1_H02W0101 F3
arc: W1_H02W0501 Q5
arc: W1_H02W0701 F5
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 1010010110100101
word: SLICEC.K1.INIT 1111111110101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C26:PLC2
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0501 W1_H02E0501
arc: A2 H02E0501
arc: B0 W1_H02E0301
arc: B3 Q3
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR1 E1_H02W0301
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 F3
arc: V01S0000 Q3
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C27:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: H00R0000 N1_V02S0601
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H01E0101
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 H01E0101
arc: A0 H00R0000
arc: A1 H00R0000
arc: A7 W1_H02E0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: CLK0 G_HPBX0300
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: N3_V06N0003 F0
arc: S1_V02S0501 F7
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0101010100000000
word: SLICEA.K0.INIT 1101100001010000
word: SLICEA.K1.INIT 1111101001110010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R43C28:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 V02S0401
arc: W1_H02W0301 V02S0301
arc: CLK0 G_HPBX0300
arc: LSR1 V00T0000
arc: M5 H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0701 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C29:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: A1 N1_V02S0501
arc: A2 H02E0501
arc: A4 V02N0101
arc: A6 V00T0100
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 H02E0101
arc: B6 V00B0000
arc: C0 H00L0000
arc: C2 F4
arc: C4 S1_V02N0201
arc: C6 H02W0401
arc: CE0 H02W0101
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 E1_H02W0001
arc: D4 V02N0401
arc: D6 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 H02W0601
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: S1_V02S0001 Q2
arc: S3_V06S0103 Q1
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 0000101000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C30:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 V02N0101
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 H01E0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02N0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A0 E1_H02W0701
arc: A4 N1_V01S0100
arc: B0 H02W0301
arc: B4 N1_V01S0000
arc: C0 V02S0401
arc: C2 E1_H01W0000
arc: C4 V02S0201
arc: CE0 H00L0100
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 H02W0201
arc: D4 V02S0601
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R43C31:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0401 W1_H02E0401
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: A0 F7
arc: A2 V02N0701
arc: A4 F5
arc: A5 Q5
arc: A6 W1_H02E0501
arc: A7 E1_H01W0000
arc: B2 E1_H02W0301
arc: B4 W1_H02E0301
arc: B5 N1_V02S0501
arc: B6 H02W0301
arc: B7 V02N0501
arc: C0 W1_H02E0401
arc: C2 E1_H02W0401
arc: C4 H02E0601
arc: C5 W1_H02E0601
arc: C6 S1_V02N0001
arc: C7 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 V01S0100
arc: D4 F2
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 H02E0001
arc: E1_H01E0101 Q3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 F6
arc: V00T0100 Q3
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0101000111110011
word: SLICEC.K0.INIT 0010101000000000
word: SLICED.K0.INIT 1000101010000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C32:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06W0203
arc: V00B0100 V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 H01E0101
arc: A6 N1_V02S0301
arc: B2 V02S0101
arc: B6 V00T0000
arc: C0 N1_V01S0100
arc: C6 E1_H02W0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: D6 S1_V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V00T0000 Q2
arc: V01S0000 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R43C33:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: V00B0000 V02N0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: A0 F5
arc: A1 H00L0000
arc: A5 V02N0101
arc: B1 V00B0000
arc: B5 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 V02S0401
arc: C5 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 S1_V02N0001
arc: D5 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR1 H02E0301
arc: M3 H00L0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F1
arc: S1_V02S0701 Q5
arc: V01S0000 Q3
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C34:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601
arc: A3 V01N0101
arc: A6 E1_H02W0501
arc: B0 E1_H01W0100
arc: B3 V01N0001
arc: B6 F3
arc: C3 N1_V02S0401
arc: C6 H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D3 E1_H02W0001
arc: D6 H00R0100
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0401 F6
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000000001001100
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R43C35:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 E1_H01W0000
arc: H00L0100 H02W0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 S3_V06N0203
arc: A1 H02E0701
arc: A2 V00T0000
arc: A4 H02W0701
arc: B1 V01N0001
arc: B2 H02W0101
arc: B4 H02W0301
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C4 H02E0401
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 H02E0201
arc: D4 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 H02E0601
arc: M4 H02W0401
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00T0000 Q2
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R43C36:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: A0 V01N0101
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 F7
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0101
arc: B5 V02S0701
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 H02W0401
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 V00B0100
arc: C6 V02N0001
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F4
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0000 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M5 H02W0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F4
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0000101010101010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1100111011001110
word: SLICEC.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 1110111000100010
word: SLICEA.K0.INIT 1110001011100010
word: SLICEA.K1.INIT 1111110000110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R43C37:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A3 H01E0001
arc: A5 N1_V01N0101
arc: A6 H02E0501
arc: A7 H02E0701
arc: B0 V01N0001
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 H02W0101
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 W1_H02E0401
arc: C4 V01N0101
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1111010100000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R43C38:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: A2 V01N0101
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 S1_V02N0301
arc: A6 V02N0101
arc: A7 F5
arc: B0 F1
arc: B2 F1
arc: B3 V01N0001
arc: B4 H00L0000
arc: B5 E1_H02W0101
arc: B6 H02E0301
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 W1_H02E0601
arc: C4 H01E0001
arc: C5 N1_V02S0001
arc: C6 H02E0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 H00L0100
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F7
arc: S1_V02S0101 F1
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q3
arc: V00B0000 F4
arc: V01S0000 Q2
arc: V01S0100 F1
arc: W1_H02W0101 F1
word: SLICEC.K1.INIT 1000101010000000
word: SLICED.K1.INIT 0001010100000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1010101011001100
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R43C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A5 S1_V02N0301
arc: B0 H02W0301
arc: B4 H01E0101
arc: B5 H01E0101
arc: C0 H00L0000
arc: C4 V01N0101
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D4 H02E0001
arc: D5 V01N0001
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0701 Q5
arc: V01S0000 Q0
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R43C40:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: A3 V00T0000
arc: A7 V00T0100
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B3 H01W0100
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C1 H00L0000
arc: C3 H02E0601
arc: C7 W1_H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02E0001
arc: D3 V00B0100
arc: D7 V01N0001
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
arc: V00T0100 F3
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R43C41:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W1_H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V06S0203

.tile R43C42:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V01N0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0103 V06S0103
arc: A0 E1_H02W0701
arc: A4 V02S0301
arc: A5 V02S0301
arc: B0 H02E0101
arc: B3 V02N0301
arc: B6 V02N0501
arc: C0 H00R0100
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: C5 E1_H01E0101
arc: C6 V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 F2
arc: D5 F2
arc: D6 E1_H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: M0 W1_H02E0601
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N3_V06N0303 F5
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q7
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0000001100000111
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1111101001010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R43C43:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0701
arc: A4 E1_H02W0701
arc: A5 V02N0301
arc: A6 E1_H02W0701
arc: B0 H00R0100
arc: B1 E1_H02W0101
arc: B2 V02N0301
arc: B5 S1_V02N0501
arc: C0 V02N0401
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C6 E1_H02W0401
arc: D0 H00R0000
arc: D1 H02W0001
arc: D2 H02E0201
arc: D4 V01N0001
arc: D5 H02E0001
arc: D6 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 H02W0601
arc: N1_V01N0001 F4
arc: N3_V06N0203 F4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 1000101010000000
word: SLICEC.K1.INIT 1000110010000000
word: SLICEA.K0.INIT 0000101000001100
word: SLICEA.K1.INIT 1111111110111000
word: SLICEC.K0.INIT 1111101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R43C44:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02S0701
arc: A0 H02E0501
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 H02W0501
arc: A4 F5
arc: A5 S1_V02N0301
arc: A6 H02W0501
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B4 F3
arc: C2 V02N0601
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 V00T0000
arc: C7 H02W0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 F0
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 V02N0401
arc: D7 F2
arc: E1_H01E0001 F5
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 F0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1111000010101010
word: SLICED.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1100101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R43C45:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0000 H02E0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 N1_V01S0100
arc: A0 H02E0701
arc: A2 H02W0701
arc: A4 W1_H02E0501
arc: A5 V02S0301
arc: A6 N1_V01S0100
arc: A7 F5
arc: B0 H02W0101
arc: B2 E1_H02W0101
arc: B3 V01N0001
arc: B4 V02N0501
arc: B5 H02W0301
arc: B7 V02S0501
arc: C0 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 V02N0201
arc: C5 H02E0601
arc: C6 F4
arc: C7 V00T0000
arc: D0 V01S0100
arc: D2 E1_H02W0201
arc: D3 N1_V01S0000
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 H00R0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: S1_V02S0001 F0
arc: V01S0000 F2
arc: V01S0100 F7
word: SLICEC.K1.INIT 0011011100000000
word: SLICED.K1.INIT 0000111100001101
word: SLICEA.K0.INIT 0000111100001110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1100101010101010
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 0000000000010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R43C46:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H01E0001
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 H02W0701
arc: A5 N1_V01S0100
arc: A6 V02N0301
arc: A7 H00L0000
arc: B1 V00T0000
arc: B2 H00R0100
arc: B4 H02W0301
arc: B5 W1_H02E0301
arc: B7 V02S0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H01W0000
arc: C3 H02W0601
arc: C4 V02N0201
arc: C5 V00T0100
arc: C6 N1_V02S0201
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 H02E0201
arc: D2 F0
arc: D3 W1_H02E0201
arc: D4 H02W0001
arc: D5 H00L0100
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F3
arc: V00B0100 F5
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F7
word: SLICEB.K1.INIT 0000101000001111
word: SLICEC.K1.INIT 0000001010101010
word: SLICEC.K0.INIT 1110000000100000
word: SLICED.K1.INIT 1000000011001100
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100000011010000
word: SLICEB.K0.INIT 0000110001011101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R43C47:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 W1_H02E0401
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 V02S0301
arc: A6 W1_H02E0701
arc: B0 W1_H02E0301
arc: B1 H02W0101
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: C0 N1_V02S0601
arc: C1 N1_V01S0100
arc: C2 E1_H02W0401
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE0 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 F0
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M4 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: V01S0100 Q4
arc: W1_H02W0001 F2
arc: W1_H02W0501 Q7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 0000000100000000
word: SLICEB.K1.INIT 0100010011101110
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1100100001000000
word: SLICEA.K0.INIT 0001111100000000
word: SLICED.K1.INIT 0000000011110000
word: SLICED.K0.INIT 1111010110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R43C48:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02W0701
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 F5
arc: A4 W1_H02E0501
arc: A5 H02E0701
arc: A6 W1_H02E0501
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 N1_V02S0501
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 H02W0301
arc: C1 V02S0601
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 N1_V02S0201
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 S1_V02N0001
arc: D3 W1_H02E0201
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: D6 E1_H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: V01S0100 Q3
arc: W1_H02W0001 F0
arc: W1_H02W0601 F6
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010101000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1111101000000000
word: SLICEB.K1.INIT 1000100011000000
word: SLICEC.K1.INIT 1111111001010100
word: SLICED.K1.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R43C49:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 W1_H02E0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W1_H02E0601
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: A2 E1_H02W0701
arc: A3 F7
arc: A5 F7
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B3 E1_H01W0100
arc: B4 V02S0501
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 V02S0401
arc: C1 V02S0601
arc: C2 H02W0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 V02N0001
arc: C7 E1_H01E0101
arc: D0 F2
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 S1_V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F6
arc: H01W0100 F4
arc: N1_V01N0001 F0
arc: N1_V01N0101 F6
arc: N1_V02N0301 F1
arc: W1_H02W0201 F0
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R43C50:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V01N0001
arc: A0 V02N0701
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0000
arc: B1 E1_H02W0301
arc: B5 V02S0501
arc: B6 V02S0501
arc: B7 F3
arc: C0 H02W0601
arc: C2 E1_H02W0601
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 V00T0100
arc: C6 F4
arc: C7 H02W0601
arc: D0 S1_V02N0001
arc: D2 F0
arc: D3 F0
arc: D4 E1_H01W0100
arc: D5 H02W0201
arc: D6 F2
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F7
arc: M0 V00B0100
arc: N1_V01N0001 F5
arc: V00T0100 F3
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 0101000011111010
word: SLICED.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 0000010100001111
word: SLICEA.K1.INIT 0011001100110011
word: SLICEC.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 1010000011110101
word: SLICED.K0.INIT 1111001111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R43C51:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00T0100 V02N0701
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0701
arc: A2 H02W0501
arc: A6 F7
arc: A7 V02N0101
arc: B0 V00B0000
arc: B2 F3
arc: B3 E1_H02W0101
arc: B4 F3
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 S1_V02N0701
arc: C0 H02W0601
arc: C1 V02N0601
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C7 H02W0401
arc: D0 V00T0100
arc: D1 F2
arc: D2 V02N0201
arc: D3 H02E0001
arc: D4 V01N0001
arc: D5 F2
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: N1_V01N0001 F1
arc: V00B0000 F4
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K1.INIT 0000000001111111
word: SLICEA.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1101110100010001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1

.tile R43C52:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 V02N0401
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A2 V02S0501
arc: A3 S1_V02N0501
arc: A4 F5
arc: B0 W1_H02E0101
arc: B3 H02E0301
arc: B5 V02N0701
arc: B6 F3
arc: C0 N1_V02S0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: C6 V02N0001
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 S1_V02N0201
arc: D4 F2
arc: D5 H02E0001
arc: D6 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 F6
arc: M0 H02W0601
arc: M1 H02W0001
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0103 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000010100000001
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1100101011001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1

.tile R43C53:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0501
arc: A2 V02N0701
arc: A5 V02N0301
arc: A6 V02N0301
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 H02E0601
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 H02W0201
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1000101110001000
word: SLICEA.K1.INIT 1100000011110011
word: SLICEB.K0.INIT 1111001111100010
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010000011110101
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R43C54:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 W1_H02E0701
arc: A3 S1_V02N0501
arc: A4 N1_V01N0101
arc: A5 V02S0301
arc: A6 F5
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 F3
arc: B3 W1_H02E0301
arc: B4 V01S0000
arc: B5 S1_V02N0501
arc: B6 V01S0000
arc: B7 N1_V02S0501
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 F4
arc: C3 N1_V01N0001
arc: C4 H02E0601
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CE1 W1_H02E0101
arc: CE2 S1_V02N0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 Q2
arc: D3 N1_V01S0000
arc: D4 E1_H02W0001
arc: D5 N1_V02S0401
arc: D6 V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: M4 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: S1_V02S0201 F2
arc: S3_V06S0003 F0
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: V01S0100 F0
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0100000011000000
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 1111001110111011
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0010000010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C55:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 N3_V06S0203
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A4 E1_H01W0000
arc: A6 S1_V02N0301
arc: A7 E1_H01W0000
arc: B1 V02N0301
arc: B6 V02S0701
arc: B7 V02N0501
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 V02N0201
arc: C6 V00B0100
arc: C7 H02E0401
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D6 V02N0601
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: V01S0100 F1
word: SLICED.K1.INIT 0101000000110000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1101000111000000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010100000001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C56:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: A0 H02E0501
arc: A1 H02W0701
arc: A3 V02S0501
arc: A4 V02N0301
arc: A5 N1_V01N0101
arc: A6 V02N0301
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H02E0101
arc: B3 W1_H02E0301
arc: B5 F3
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 H00L0100
arc: C4 E1_H01E0101
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 E1_H02W0201
arc: D2 V00T0100
arc: D3 N1_V01S0000
arc: D4 F2
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q0
arc: H01W0100 F3
arc: LSR0 H02W0501
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: S1_V02S0501 F5
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000011010101
word: SLICEA.K1.INIT 0100000001010101
word: SLICEC.K0.INIT 1010111100000101
word: SLICEC.K1.INIT 1010001110100000
word: SLICED.K0.INIT 1010111100000101
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0100010000001100
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R43C57:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: V00B0100 V02N0301
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F7
arc: A4 E1_H02W0701
arc: A5 H02E0701
arc: A7 Q7
arc: B1 V02N0301
arc: B4 E1_H02W0301
arc: B5 V02N0701
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 N1_V01N0001
arc: C4 W1_H02E0401
arc: C5 H02E0601
arc: C7 H02E0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 H02E0201
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: S3_V06S0103 F1
arc: V01S0100 Q7
arc: W1_H02W0701 F5
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 0000110001000100
word: SLICED.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1101000111000000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000011100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R43C58:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 W1_H02E0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A1 H00L0100
arc: A2 V02N0701
arc: A3 V02N0501
arc: A4 H02W0501
arc: A5 N1_V02S0101
arc: A6 H02E0501
arc: A7 V02S0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 H01W0100
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V02S0501
arc: B7 V00B0100
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 E1_H01E0101
arc: C6 H02W0601
arc: C7 F4
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 F0
arc: D6 E1_H01W0100
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 V00T0000
arc: M5 H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q5
arc: V00B0100 Q7
arc: V00T0100 F3
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1000000010101010
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C59:PLC2
arc: E1_H02E0201 H01E0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02S0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: A1 V02S0701
arc: A3 V02N0701
arc: A4 F5
arc: A5 N1_V01N0101
arc: A6 W1_H02E0701
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 N1_V02S0301
arc: B3 S1_V02N0101
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 N1_V01S0000
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C3 N1_V01S0100
arc: C4 H02E0401
arc: C5 V02N0001
arc: C6 N1_V02S0001
arc: C7 V00T0100
arc: CE0 N1_V02S0201
arc: CE1 W1_H02E0101
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02N0201
arc: D3 W1_H02E0001
arc: D4 F0
arc: D5 H00L0100
arc: D6 F2
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 H02E0601
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 H02W0401
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 Q6
arc: W1_H02W0101 F1
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0010101000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1000000011110000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000101110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R43C60:PLC2
arc: H00R0100 W1_H02E0501
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00R0000
arc: A2 V01N0101
arc: B0 E1_H02W0301
arc: B2 N1_V02S0301
arc: C2 N1_V01N0001
arc: CE1 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 H02E0201
arc: E1_H01E0001 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00R0000 Q6
arc: H01W0000 F2
arc: H01W0100 F0
arc: M0 V00B0000
arc: M2 V00T0000
arc: M3 H01W0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: V00B0100 Q7
word: SLICEB.K0.INIT 0001010100000100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1110111000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C61:PLC2
arc: E1_H02E0001 V02S0001
arc: H00R0100 V02N0701
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0201 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C62:PLC2
arc: H00L0000 V02N0201
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0301 N1_V01S0100
arc: B0 H01W0100
arc: B2 H00R0100
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02E0001
arc: D2 V01S0100
arc: D3 V02N0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00T0000
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q4
arc: V01S0100 Q3
arc: W1_H02W0001 F2
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C63:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02N0501

.tile R43C68:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R43C69:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R44C104:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R44C110:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R44C116:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: V00B0000 N1_V02S0201
arc: B0 V01N0001
arc: C1 H00L0000
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R44C117:PLC2
arc: H00R0100 H02E0501
arc: V00B0000 H02E0401
arc: W1_H02W0201 V06S0103
arc: B0 H02E0301
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R44C122:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003

.tile R44C123:PLC2
arc: E1_H02E0301 V02N0301
arc: S3_V06S0003 N3_V06S0003

.tile R44C124:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R44C12:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R44C17:PLC2
arc: N1_V02N0301 H02W0301
arc: S1_V02S0301 H02W0301
arc: C0 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C18:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 V02S0301
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02S0601
arc: A1 V02S0501
arc: C0 V02S0601
arc: C1 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000010110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C19:PLC2
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N3_V06N0003 E3_H06W0003
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0601 V02S0601
arc: A0 H00R0000
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A7 Q7
arc: B2 E1_H02W0301
arc: B3 E1_H01W0100
arc: B4 H01E0101
arc: B5 H02E0301
arc: B6 V00T0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: M2 V00T0100
arc: M3 H00L0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 Q2
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R44C20:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: N1_V02N0001 W1_H02E0001
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0501 N3_V06S0303
arc: B0 V00T0000
arc: C4 H02E0601
arc: CLK0 G_HPBX0600
arc: D4 E1_H02W0201
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: M0 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00T0000 Q0
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R44C21:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 V02N0601
arc: W1_H02W0301 V06S0003
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 V00T0000
arc: A7 H00R0000
arc: B0 H02E0101
arc: B2 H00L0000
arc: B3 V01N0001
arc: B6 V02N0701
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C22:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: V00B0000 V02S0201
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: A6 H02E0701
arc: A7 H00L0000
arc: B1 V00T0000
arc: B2 V02N0101
arc: B6 N1_V02S0701
arc: B7 N1_V02S0501
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CLK0 G_HPBX0600
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: MUXCLK1 CLK0
arc: N1_V02N0201 Q2
arc: V00T0000 F0
arc: V01S0000 F0
word: SLICED.K1.INIT 1000101011001111
word: SLICED.K0.INIT 1001000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C23:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06W0003
arc: V00T0000 H02E0201
arc: A0 H00L0000
arc: A1 E1_H01E0001
arc: A3 H02E0501
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 F7
arc: A7 W1_H02E0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 F3
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C3 H02E0401
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 H01E0001
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0001
arc: D2 Q2
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 F0
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q2
arc: LSR1 E1_H02W0501
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 F1
word: SLICEA.K0.INIT 1000101011001111
word: SLICEB.K1.INIT 1100010000000000
word: SLICED.K1.INIT 1010010100100001
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1111111111111101
word: SLICEC.K1.INIT 1011111111111111
word: SLICEA.K1.INIT 0001000001000000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C24:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 N1_V02S0101
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0301 W3_H06E0003
arc: A0 V02N0501
arc: A1 H00L0100
arc: A2 E1_H02W0701
arc: A5 W1_H02E0501
arc: B0 N1_V02S0101
arc: B1 V02N0101
arc: B2 V02S0101
arc: B5 V00B0100
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 W1_H02E0601
arc: C5 E1_H02W0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H01E0101
arc: D5 N1_V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: M0 V00T0000
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 1001000000001001
word: SLICEB.K0.INIT 0000101000001000
word: SLICEA.K0.INIT 1100000010101010
word: SLICEA.K1.INIT 1111010111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R44C25:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 E1_H02W0201
arc: V00B0100 N1_V02S0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: D0 V02S0201
arc: D1 V02S0001
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: N3_V06N0003 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1110001000100010
word: SLICEA.K1.INIT 1110111000101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R44C26:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: N1_V02N0301 N3_V06S0003
arc: V00T0000 N1_V02S0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02N0701
arc: A1 V02N0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 N1_V01S0000
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: M0 V00T0000
arc: N3_V06N0003 F0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1110001000100010
word: SLICEA.K1.INIT 1110001011101110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R44C27:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A3 V02S0501
arc: B0 H02E0301
arc: B2 H02W0301
arc: B4 H02W0101
arc: B5 H01E0101
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R44C28:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: H00R0000 V02S0601
arc: W1_H02W0301 V06S0003
arc: A4 E1_H01W0000
arc: B0 H02E0101
arc: B1 V02N0101
arc: B3 V02S0301
arc: B4 S1_V02N0701
arc: C0 V02N0401
arc: C1 H02E0401
arc: C3 H02E0601
arc: C4 H02E0401
arc: CLK0 G_HPBX0300
arc: D0 H00R0000
arc: D1 H00R0000
arc: D3 H00R0000
arc: D4 V02N0401
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V02N0101 Q1
arc: W1_H02W0101 F3
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1100110000001111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C29:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: A0 H02W0501
arc: A1 W1_H02E0501
arc: A2 V02S0701
arc: A3 H02E0501
arc: A4 V00T0100
arc: A6 F7
arc: A7 Q7
arc: B1 H02W0301
arc: B2 H01W0100
arc: B3 E1_H02W0301
arc: B4 S1_V02N0701
arc: B6 H02W0101
arc: B7 V02N0701
arc: C0 H00R0100
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 Q4
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 S1_V02N0601
arc: D6 F2
arc: D7 H02W0201
arc: E1_H01E0101 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 H02W0601
arc: M4 E1_H02W0401
arc: M5 H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q1
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q4
arc: V00T0100 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1101110110001000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0011001111110101
word: SLICED.K0.INIT 0101000100000000
word: SLICED.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R44C30:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02S0701
arc: B0 H02W0101
arc: C0 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C31:PLC2
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 H06W0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: A0 H02E0701
arc: A4 H02W0701
arc: A7 H02W0501
arc: B3 E1_H02W0101
arc: B4 H01E0101
arc: B7 V02N0701
arc: C0 F4
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D3 H02E0001
arc: D4 V01N0001
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0501 F7
arc: V01S0100 Q4
word: SLICED.K1.INIT 0000010000001100
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1010111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C32:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02S0701
arc: A2 W1_H02E0501
arc: A3 V01N0101
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: C0 V02S0601
arc: C1 V02S0401
arc: C2 V02N0401
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H02E0201
arc: D2 Q2
arc: D3 S1_V02N0001
arc: E1_H02E0101 F3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0101 F1
arc: V00T0000 F2
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000110011001100
word: SLICEA.K0.INIT 1010000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C33:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 N3_V06S0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A3 V02S0701
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D3 V02N0201
arc: F3 F3_SLICE
arc: LSR0 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0101 Q3
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R44C34:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: B0 H02W0101
arc: C0 V02S0401
arc: CE0 H00R0000
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1100000011001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R44C35:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0003 N3_V06S0303
arc: V00T0100 H02W0101
arc: W1_H02W0101 V01N0101
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02E0701
arc: B1 E1_H02W0301
arc: B2 E1_H01W0100
arc: B5 W1_H02E0101
arc: C0 H02W0401
arc: C1 V02S0401
arc: C2 H02E0401
arc: C5 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 H02W0201
arc: D5 S1_V02N0401
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V01S0100 F5
arc: W1_H02W0001 Q0
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R44C36:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V02S0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: A2 V00T0000
arc: A3 V01N0101
arc: A7 N1_V01S0100
arc: B0 H02W0101
arc: B4 H01E0101
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0501 F7
arc: S1_V02S0101 F3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R44C37:PLC2
arc: H00L0000 W1_H02E0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 V02N0201
arc: V00T0000 H02E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: A4 N1_V01S0100
arc: A5 V00T0000
arc: A6 V02S0101
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B7 N1_V01S0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q7
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N1_V02N0301 F3
arc: S1_V02S0101 F1
arc: S1_V02S0501 Q7
arc: V01S0100 F0
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C38:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00T0000 V02N0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: A2 V00B0000
arc: A4 H02W0701
arc: A5 V02N0101
arc: B0 V00T0000
arc: B1 V02S0301
arc: B3 H00R0000
arc: B6 V02N0701
arc: B7 N1_V01S0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R44C39:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 V01N0001
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 V00T0000
arc: A4 V02N0101
arc: A5 H02W0701
arc: A7 N1_V01S0100
arc: B1 H02W0301
arc: B3 E1_H01W0100
arc: B6 V02S0701
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR1 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N1_V02N0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V01S0100 F2
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C3:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R44C40:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: A1 N1_V02S0501
arc: A4 V02N0101
arc: A5 V02N0301
arc: A6 N1_V01N0101
arc: B0 V02S0101
arc: B5 H00R0000
arc: B6 H02E0101
arc: C4 H01E0001
arc: C5 W1_H02E0401
arc: C6 V02N0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D4 V00B0000
arc: D5 W1_H02E0001
arc: D6 V02N0401
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q4
arc: LSR1 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N1_V02N0501 F5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R44C41:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 N1_V02S0101
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W3_H06W0103 N3_V06S0103
arc: A1 H02W0501
arc: A2 F5
arc: A4 E1_H02W0501
arc: A5 N1_V01S0100
arc: A7 H02E0701
arc: B3 W1_H02E0301
arc: C0 F4
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C3 F4
arc: C4 H02E0401
arc: C5 H02E0401
arc: C7 H02E0401
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F7
arc: V00B0100 F7
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K1.INIT 1111001111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R44C42:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 W1_H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: A3 H02E0701
arc: B0 H02E0101
arc: B2 N1_V02S0301
arc: B3 V02N0301
arc: B5 F3
arc: B6 E1_H02W0301
arc: C0 H00L0100
arc: C3 E1_H02W0401
arc: C5 V02S0201
arc: C6 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 F0
arc: D3 E1_H02W0001
arc: D5 H02E0001
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: LSR0 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: V01S0000 Q6
word: SLICED.K0.INIT 1111110011110000
word: SLICEC.K1.INIT 0000000000001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100000000
word: SLICEB.K1.INIT 0000101000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C43:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0501 N3_V06S0303
arc: A0 V01N0101
arc: A2 W1_H02E0501
arc: A3 F7
arc: A5 V00B0000
arc: B1 V00B0000
arc: B4 W1_H02E0101
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 E1_H02W0101
arc: C0 E1_H02W0401
arc: C1 E1_H01W0000
arc: C2 E1_H02W0601
arc: C3 F4
arc: C4 E1_H02W0401
arc: C5 F4
arc: C6 H01E0001
arc: C7 V01N0101
arc: D0 F2
arc: D1 F0
arc: D2 S1_V02N0001
arc: D3 N1_V02S0201
arc: D4 F2
arc: D5 W1_H02E0001
arc: D6 F0
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0301 F3
arc: N3_V06N0303 F6
word: SLICEC.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1010111100100111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R44C44:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 V01N0101
arc: A0 E1_H02W0501
arc: A2 H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0501
arc: A7 H02W0501
arc: B1 F3
arc: B5 F3
arc: B6 V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 E1_H01W0000
arc: C3 V02N0601
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: D0 V02S0001
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 F0
arc: D6 E1_H02W0001
arc: D7 F0
arc: E1_H01E0101 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F6
arc: H01W0100 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101001010000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R44C45:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 V02N0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 E1_H02W0501
arc: A4 F7
arc: A5 H02E0701
arc: A7 H02W0701
arc: B0 H01W0100
arc: B1 Q1
arc: B2 E1_H02W0101
arc: B3 E1_H01W0100
arc: B5 E1_H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 F4
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 S1_V02N0201
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: D7 H00L0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1111101001010000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1110001011100010
word: SLICEA.K0.INIT 0011000011110000
word: SLICEA.K1.INIT 0001000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C46:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 V06N0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 E1_H02W0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0401
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: A1 S1_V02N0701
arc: A2 F7
arc: A3 V02S0501
arc: A4 H02E0701
arc: A5 F7
arc: A6 H00L0000
arc: A7 V02S0101
arc: B1 H00R0100
arc: B2 E1_H02W0301
arc: B3 H02W0301
arc: B6 N1_V02S0701
arc: B7 W1_H02E0101
arc: C1 V02N0601
arc: C3 E1_H02W0401
arc: C5 S1_V02N0001
arc: C6 H02E0401
arc: C7 V00T0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 N1_V02S0601
arc: D5 V02N0401
arc: D6 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: E1_H02E0501 Q5
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F4
arc: H01W0100 F5
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F0
arc: N1_V02N0701 F7
arc: S1_V02S0401 F4
arc: V00T0100 F3
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1101110110001000
word: SLICED.K0.INIT 0101000000110000
word: SLICEC.K0.INIT 1010101001010101
word: SLICED.K1.INIT 1100101000110101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R44C47:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 W3_H06E0303
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 V02N0701
arc: B0 F3
arc: B1 F3
arc: B2 H00R0000
arc: B4 V01S0000
arc: B5 F3
arc: B7 H01E0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 F4
arc: C4 H01E0001
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 F4
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 W1_H02E0201
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: V00B0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 1010101001010101
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1111111110111111
word: SLICEA.K1.INIT 1100110010001100
word: SLICEB.K0.INIT 1011101100001111
word: SLICED.K0.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R44C48:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: A1 H00R0000
arc: A2 V02N0701
arc: A3 H01E0001
arc: A4 W1_H02E0501
arc: B0 N1_V02S0301
arc: B1 V00B0000
arc: B2 H02E0301
arc: B4 W1_H02E0301
arc: B5 F3
arc: B6 V02N0501
arc: B7 F3
arc: C0 S1_V02N0401
arc: C1 H02E0601
arc: C3 H00L0000
arc: C4 V00B0100
arc: C6 H01E0001
arc: C7 V00T0000
arc: CE1 V02N0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 F0
arc: D2 W1_H02E0201
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 W1_H02E0001
arc: D6 F2
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 F6
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0501 F5
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q7
arc: V01S0100 Q2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0010101000000000
word: SLICEB.K1.INIT 0101000011111010
word: SLICEC.K1.INIT 0000000011001100
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1110111000100010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R44C49:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 W1_H02E0701
arc: A3 F5
arc: A5 H02E0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B4 F3
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 V02S0401
arc: D6 F2
arc: D7 W1_H02E0201
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F6
arc: M0 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
word: SLICEC.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1000110010000000
word: SLICEA.K1.INIT 1011111110110011
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1110010011100100
word: SLICED.K0.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C50:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02N0501
arc: A1 F7
arc: A2 S1_V02N0501
arc: A3 V02N0701
arc: A4 H02E0701
arc: A5 V02N0101
arc: A6 F5
arc: A7 F5
arc: B0 V02S0301
arc: B2 V02N0301
arc: B4 H00R0000
arc: B7 F3
arc: C0 F4
arc: C1 W1_H02E0601
arc: C2 V02N0401
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 H02E0601
arc: CE0 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 E1_H02W0001
arc: D2 V02N0201
arc: D3 V02S0201
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F0
arc: N1_V02N0401 F6
arc: N3_V06N0003 F0
arc: S1_V02S0601 Q4
arc: V01S0100 F0
arc: W1_H02W0101 F3
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1100110010101010
word: SLICEB.K1.INIT 1111101000001010
word: SLICEA.K1.INIT 1010111110100000
word: SLICED.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 0000000000000010
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111110001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R44C51:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H06E0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0501
arc: A1 E1_H02W0701
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 N1_V01N0101
arc: A5 H02W0701
arc: A6 F5
arc: B0 H00R0100
arc: B1 F3
arc: B2 H02E0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B7 W1_H02E0101
arc: C0 V02S0401
arc: C1 H00L0000
arc: C2 F4
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V02S0001
arc: D3 W1_H02E0001
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 E1_H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0001 Q0
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q2
arc: V00T0000 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0011000100010001
word: SLICEA.K1.INIT 0011000100010001
word: SLICEB.K0.INIT 0000101100000011
word: SLICEC.K0.INIT 0000101000100010
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 0000101000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C52:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: A5 Q5
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B5 W1_H02E0301
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02E0401
arc: C5 E1_H02W0401
arc: C6 W1_H02E0601
arc: C7 W1_H02E0601
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 V00T0100
arc: D5 H00R0100
arc: D6 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: S3_V06S0303 F6
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0000010100001100
word: SLICED.K0.INIT 1100000010001000
word: SLICED.K1.INIT 1111001110111011
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1000101110001000
word: SLICEB.K0.INIT 1100111100000011
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C53:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A4 W1_H02E0701
arc: A5 W1_H02E0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 F1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 V00T0000
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0701 Q7
arc: V01S0000 F4
arc: V01S0100 F1
word: SLICEC.K0.INIT 1100010010000000
word: SLICEC.K1.INIT 1111011110110011
word: SLICEA.K0.INIT 1100111100000011
word: SLICEA.K1.INIT 1000101110001000
word: SLICEB.K0.INIT 1000100010111011
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C54:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 W1_H02E0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 W1_H02E0501
arc: A5 H02W0501
arc: A7 N1_V01N0101
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 H00R0000
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 N1_V02S0201
arc: C7 V00B0100
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: M7 H00R0100
arc: MUXCLK3 CLK1
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: V00B0100 Q7
arc: V01S0000 F0
arc: V01S0100 F3
word: SLICED.K1.INIT 0001010100000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R44C55:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V06S0303
arc: H00L0100 H02W0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0201 H06E0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S3_V06N0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 V00T0000
arc: A6 V02S0301
arc: A7 E1_H01W0000
arc: B0 W1_H02E0101
arc: B1 W1_H02E0301
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0301
arc: B5 E1_H02W0301
arc: B6 F1
arc: B7 H02W0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H00L0100
arc: D6 E1_H01W0100
arc: D7 F2
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: MUXCLK0 CLK1
arc: S1_V02S0401 F6
word: SLICED.K1.INIT 0011011011000110
word: SLICED.K0.INIT 1101001010000111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R44C56:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 V00T0000
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B5 H02W0301
arc: B6 H01E0101
arc: B7 V02S0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 W1_H02E0601
arc: C5 V00T0100
arc: C6 V02S0001
arc: C7 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H00L0100
arc: D6 H02W0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR1 H02W0501
arc: N1_V01N0101 F3
arc: S1_V02S0401 F6
arc: V01S0000 F7
word: SLICED.K0.INIT 0011010111001010
word: SLICED.K1.INIT 1100100100111001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R44C57:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 N1_V01S0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: A4 H02W0501
arc: A6 N1_V01N0101
arc: B4 V02S0501
arc: B6 W1_H02E0301
arc: C0 V02N0401
arc: C4 V00T0000
arc: C6 H02E0401
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D4 E1_H02W0001
arc: D6 V00B0000
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F4
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0001010100000100
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R44C58:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 N1_V02S0501
arc: A0 W1_H02E0701
arc: A1 E1_H01E0001
arc: A2 V02N0701
arc: A3 E1_H02W0701
arc: A4 H02W0501
arc: A5 V02S0101
arc: A6 V02S0301
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 V01N0001
arc: B2 H00L0000
arc: B3 V02N0101
arc: B4 E1_H02W0301
arc: B5 W1_H02E0101
arc: B6 H02W0101
arc: B7 V02S0701
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0301 F1
arc: V01S0000 Q0
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0100000011000000
word: SLICEB.K0.INIT 1011100000000000
word: SLICEA.K1.INIT 0000010001000100
word: SLICEC.K1.INIT 1100000010001000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0001000001010000
word: SLICEA.K0.INIT 0000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C59:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 W3_H06E0303
arc: A0 H00L0000
arc: A1 E1_H01E0001
arc: A4 F7
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 Q7
arc: B0 V02S0301
arc: B1 V02S0101
arc: B4 V02S0701
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 E1_H02W0101
arc: C0 H00L0100
arc: C1 W1_H02E0601
arc: C4 N1_V02S0001
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 V00T0100
arc: CE0 S1_V02N0201
arc: CE1 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D4 F0
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M2 E1_H02W0601
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0401 F4
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0010101000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000100010001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C60:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0001 Q2
arc: V01S0100 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C61:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 H02W0301
arc: S3_V06S0203 H06E0203
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601

.tile R44C62:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: N1_V02N0201 W1_H02E0201
arc: V00T0100 H02W0301
arc: W1_H02W0301 S3_V06N0003
arc: A0 H00L0100
arc: C0 N1_V02S0601
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02W0201
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: M0 V00T0100
arc: M1 H00L0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00B0100 Q5
arc: W1_H02W0001 F0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C63:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 N3_V06S0203

.tile R44C68:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203

.tile R44C69:PLC2
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501

.tile R44C70:PLC2
arc: S1_V02S0201 N3_V06S0103

.tile R44C74:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R44C80:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R44C86:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R44C92:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R44C98:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R45C102:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R45C108:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R45C10:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R45C114:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N3_V06N0103 S3_V06N0103

.tile R45C116:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: H00R0100 S1_V02N0501
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02S0001
arc: C0 S1_V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R45C117:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: W1_H02W0201 S1_V02N0201
arc: C0 N1_V01S0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R45C120:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R45C123:PLC2
arc: N1_V02N0301 H06E0003
arc: N3_V06N0103 S3_V06N0103

.tile R45C16:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R45C17:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 E1_H02W0401
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A4 E1_H02W0501
arc: A6 S1_V02N0101
arc: B0 V02S0301
arc: B2 S1_V02N0301
arc: B3 E1_H02W0301
arc: B5 S1_V02N0501
arc: B7 H02W0301
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R45C18:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 S3_V06N0303
arc: W1_H02W0301 E3_H06W0003
arc: B0 H02E0101
arc: B1 H02W0101
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R45C19:PLC2
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V01S0100
arc: A2 V00B0000
arc: A3 H02W0501
arc: A4 V00T0100
arc: A5 V02N0101
arc: A6 E1_H02W0701
arc: A7 H00L0000
arc: B0 H02E0301
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 V00T0000
arc: B7 V02S0701
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R45C20:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 E1_H01W0100
arc: C4 E1_H02W0401
arc: CLK0 G_HPBX0300
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R45C21:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H01W0100
arc: B0 V02S0301
arc: B2 S1_V02N0301
arc: B3 V02N0301
arc: B4 V02S0701
arc: B5 S1_V02N0501
arc: B6 E1_H02W0301
arc: B7 E1_H02W0101
arc: CLK0 G_HPBX0300
arc: E1_H01E0101 Q7
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C22:PLC2
arc: E1_H02E0501 H01E0101
arc: N1_V02N0101 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E3_H06W0203
arc: A5 H02E0701
arc: B5 N1_V01S0000
arc: C5 W1_H02E0601
arc: CLK0 G_HPBX0300
arc: D2 E1_H02W0201
arc: D5 W1_H02E0201
arc: E3_H06E0303 F5
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 1011111100011011
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R45C23:PLC2
arc: H00L0000 W1_H02E0201
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 H02W0501
arc: A7 H00R0000
arc: B0 V00T0000
arc: B2 W1_H02E0101
arc: B3 H00L0000
arc: B4 W1_H02E0301
arc: B6 V00B0100
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R45C24:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A3 W1_H02E0501
arc: A7 E1_H01W0000
arc: B3 H00R0100
arc: C2 V02N0601
arc: C3 N1_V01N0001
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0300
arc: D2 V02N0201
arc: D3 F0
arc: D5 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010000011110101
word: SLICEC.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 1111101011110001
word: SLICEB.K0.INIT 0000111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C25:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0301 H02E0301
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N1_V01S0100
arc: A1 H01E0001
arc: B1 S1_V02N0301
arc: B2 V02N0301
arc: C1 H00L0000
arc: C2 S1_V02N0601
arc: CLK0 G_HPBX0300
arc: D1 H02E0001
arc: D2 V02N0201
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1111000011000011
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C26:PLC2
arc: H00L0100 S1_V02N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 H02E0701
arc: CLK0 G_HPBX0600
arc: E1_H02E0301 Q1
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C27:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: B0 H02E0301
arc: C0 V02S0401
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C28:PLC2
arc: H00L0100 S1_V02N0301
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: CE2 H00L0100
arc: CLK0 G_HPBX0400
arc: LSR1 E1_H02W0501
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C29:PLC2
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0501
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: B2 N1_V02S0301
arc: C0 S1_V02N0401
arc: C1 V02S0601
arc: C3 H00R0100
arc: C4 S1_V02N0201
arc: C5 N1_V02S0001
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: V00T0000 F2
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C30:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0201
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: B0 V02S0101
arc: B1 V00T0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 N1_V02S0201
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: M0 H02E0601
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C31:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 E1_H02W0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0303 E3_H06W0303
arc: A7 E1_H01W0000
arc: B1 V00T0000
arc: B3 H02E0101
arc: B4 V02N0501
arc: B7 V00B0100
arc: C0 N1_V01S0100
arc: C1 S1_V02N0601
arc: C2 E1_H01W0000
arc: C3 F4
arc: C4 H01E0001
arc: C7 S1_V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 F2
arc: D2 V02N0201
arc: D3 F2
arc: D4 E1_H02W0201
arc: D7 E1_H02W0001
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F1
arc: S1_V02S0001 F2
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
word: SLICED.K1.INIT 0000000000001000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R45C32:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: A2 F5
arc: A3 V02N0501
arc: A5 H02W0701
arc: A6 F5
arc: A7 H00L0000
arc: B0 S1_V02N0301
arc: B5 H00R0000
arc: B6 V00B0000
arc: C0 H02W0401
arc: C1 F4
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C6 V02S0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 F0
arc: D5 F0
arc: D6 E1_H01W0100
arc: D7 F0
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: M2 H02W0601
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F1
arc: N1_V02N0201 F2
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: V00B0000 Q6
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0011000000110000
word: SLICEC.K1.INIT 0010000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1010000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R45C33:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H01E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A5 S1_V02N0301
arc: A6 E1_H01W0000
arc: A7 S1_V02N0301
arc: C6 V02N0001
arc: C7 V02N0001
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 0000000001010101
word: SLICED.K1.INIT 0000101000000000
word: SLICED.K0.INIT 0000101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R45C34:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0701
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 S3_V06N0103
arc: A1 F7
arc: A3 H02W0701
arc: A5 E1_H01W0000
arc: A7 F5
arc: B1 E1_H02W0301
arc: B3 H02E0101
arc: B5 H00R0000
arc: B7 V02N0501
arc: C0 V02N0601
arc: C1 N1_V01N0001
arc: C2 H02W0401
arc: C3 H00R0100
arc: C4 H02W0401
arc: C5 H02E0401
arc: C6 F4
arc: C7 H01E0001
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 S1_V02N0001
arc: D3 V00T0100
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 F0
arc: M3 H00L0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: S1_V02S0001 F2
arc: S1_V02S0601 F6
arc: S3_V06S0103 F1
arc: V00B0000 F4
arc: V00T0100 Q3
arc: V01S0000 F2
arc: V01S0100 Q7
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 0000011100001111
word: SLICED.K1.INIT 0010101010101010
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0000001000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R45C35:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E1_H01W0100
arc: H00R0000 H02E0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A1 F7
arc: A2 V02N0701
arc: A4 F7
arc: B0 V02N0301
arc: B1 Q1
arc: B3 Q3
arc: B5 H01E0101
arc: B6 W1_H02E0101
arc: C0 S1_V02N0401
arc: C3 H02W0601
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V00T0100
arc: D2 H01E0101
arc: D3 F2
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 V02N0401
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00R0000
arc: M3 H02W0201
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00T0100 F3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000001110111
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1100000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R45C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 V01N0101
arc: A7 H02E0701
arc: B0 N1_V02S0101
arc: B6 F3
arc: C0 H00L0100
arc: C1 N1_V01S0100
arc: C3 V02N0601
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V01S0100
arc: D3 H02E0001
arc: E1_H01E0101 Q2
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: V01S0100 F3
arc: W1_H02W0301 F1
word: SLICED.K1.INIT 1010000010100000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1111110000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R45C37:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 N1_V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0303 E3_H06W0303
arc: A2 F5
arc: A4 H02E0701
arc: A5 N1_V01N0101
arc: B0 V02S0101
arc: B2 S1_V02N0101
arc: B4 H00L0000
arc: B5 H02W0301
arc: C0 N1_V02S0601
arc: C2 E1_H02W0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 H00R0000
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0201 Q0
word: SLICEC.K1.INIT 1100010010000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0001010100000000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R45C38:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A5 N1_V02S0101
arc: A6 N1_V02S0101
arc: A7 H00R0000
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B5 N1_V01S0000
arc: B7 V00T0000
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C4 H02W0601
arc: C6 S1_V02N0201
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D2 W1_H02E0201
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 H00L0100
arc: D7 H01W0000
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q5
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00T0000 Q2
arc: V00T0100 Q3
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1110111001000100
word: SLICEB.K1.INIT 1110111000100010
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K0.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R45C39:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0101
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 S3_V06N0003
arc: A2 V02S0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: C0 N1_V01S0100
arc: C1 H00L0100
arc: C3 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0101 Q3
arc: V01S0000 Q0
word: SLICEB.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R45C3:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R45C40:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 N1_V02S0501
arc: A0 H02W0701
arc: A5 Q5
arc: B0 V02S0301
arc: B5 H00R0000
arc: C0 H02E0401
arc: C5 V00B0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D5 H01W0000
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q2
arc: M2 V00T0100
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
word: SLICEA.K0.INIT 1100100000001000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R45C41:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 S1_V02N0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0201
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0701
arc: A2 H02W0501
arc: A4 H02W0701
arc: A6 V02N0101
arc: B0 E1_H01W0100
arc: B2 S1_V02N0301
arc: B5 H02W0301
arc: B6 H02E0301
arc: C0 F4
arc: C2 H02E0401
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: C6 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 V02S0201
arc: D4 V02N0601
arc: D5 F2
arc: D6 N1_V02S0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 F0
arc: M3 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0303 F5
arc: S1_V02S0201 F0
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0000111100000101
word: SLICEA.K0.INIT 1110010011101110
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000000011001010
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C42:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0601
arc: A0 F5
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: A7 H02E0501
arc: B0 H00R0100
arc: B3 H00L0000
arc: B4 N1_V01S0000
arc: B5 H02E0101
arc: B7 H01E0101
arc: C0 H02E0401
arc: C2 F4
arc: C3 F4
arc: C4 V02N0201
arc: C5 H01E0001
arc: C7 H02E0401
arc: CE0 H00L0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 N1_V01N0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: V00B0100 F7
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1110111111001111
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R45C43:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0401
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02N0501
arc: A3 V02S0701
arc: A5 V02S0101
arc: B0 F3
arc: B3 N1_V02S0301
arc: B4 V02S0701
arc: B6 F3
arc: C0 F4
arc: C2 V02S0601
arc: C4 N1_V02S0201
arc: C5 V00B0100
arc: C6 H02W0401
arc: D0 H00R0000
arc: D2 H02E0201
arc: D3 N1_V02S0001
arc: D4 N1_V02S0401
arc: D5 F0
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: V01S0000 F4
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000001011111
word: SLICEB.K1.INIT 1101110110001000
word: SLICEC.K0.INIT 1111110000110000
word: SLICED.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R45C44:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0701
arc: W1_H02W0401 V02S0401
arc: W3_H06W0003 E3_H06W0303
arc: A1 F5
arc: A2 V00T0000
arc: A7 H02W0701
arc: B0 V02S0101
arc: B2 H00R0100
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: B5 F3
arc: B6 E1_H02W0101
arc: B7 V02S0701
arc: C0 E1_H02W0601
arc: C1 E1_H01W0000
arc: C2 N1_V01N0001
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 N1_V02S0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 Q2
arc: D3 H02W0201
arc: D4 F0
arc: D5 F0
arc: D6 W1_H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F7
arc: H01W0100 F3
arc: M0 V00T0100
arc: M2 H02W0601
arc: M5 H00R0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F4
arc: N1_V02N0301 F1
arc: N3_V06N0303 F6
arc: S1_V02S0401 F6
arc: V00T0000 Q0
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R45C45:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02S0701
arc: A3 F5
arc: A4 N1_V02S0101
arc: A7 F5
arc: B2 H02E0301
arc: B4 E1_H02W0301
arc: B5 V02S0701
arc: C0 W1_H02E0601
arc: C2 H02W0601
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 V02N0001
arc: C7 V02S0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 W1_H02E0001
arc: D3 F0
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D7 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: V01S0000 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1000110010000000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K1.INIT 1111101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R45C46:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00L0100
arc: B0 H02W0101
arc: C0 V02S0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0010111100100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R45C47:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 N3_V06S0303
arc: A1 E1_H01E0001
arc: A3 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: C1 N1_V01N0001
arc: C3 V02N0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D3 H00R0000
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00R0000 Q4
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V01S0000 Q5
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C48:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E3_H06W0303
arc: A1 W1_H02E0701
arc: A2 V00T0000
arc: A3 H02E0701
arc: A6 N1_V01N0101
arc: A7 W1_H02E0501
arc: B1 S1_V02N0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0101
arc: B6 V01S0000
arc: B7 W1_H02E0101
arc: C1 N1_V02S0401
arc: C2 E1_H02W0401
arc: C3 N1_V01N0001
arc: C6 Q6
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D2 H00R0000
arc: D3 S1_V02N0001
arc: D6 H01W0000
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 H02W0401
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0701 F7
arc: S3_V06S0103 Q2
arc: V00T0000 Q2
arc: V00T0100 F3
arc: V01S0000 Q3
arc: W1_H02W0401 F6
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1101110110001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R45C49:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E3_H06W0103
arc: A0 S1_V02N0501
arc: A1 F7
arc: A3 F5
arc: A4 F5
arc: A5 V00T0000
arc: A6 V02S0301
arc: B0 E1_H01W0100
arc: B2 V02N0101
arc: B3 W1_H02E0301
arc: B4 V02S0701
arc: B7 V02S0701
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 W1_H02E0401
arc: C4 H01E0001
arc: C5 N1_V02S0201
arc: C6 H02E0601
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V02S0201
arc: D3 F2
arc: D5 V02S0401
arc: D6 H00L0100
arc: D7 F2
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0000 F6
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: V01S0100 F0
arc: W1_H02W0301 F1
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1010110011111100
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1110001011100010
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K1.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R45C4:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303

.tile R45C50:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00T0000 W1_H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: A0 F5
arc: A2 H01E0001
arc: A3 V00B0000
arc: A5 N1_V01N0101
arc: A7 H00L0000
arc: B0 V00B0000
arc: B2 V02S0301
arc: B3 V02N0101
arc: B5 V01S0000
arc: B6 F3
arc: B7 F3
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C3 N1_V02S0401
arc: C5 V00B0100
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 V02N0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 V01S0100
arc: D3 V02N0001
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: V00B0100 Q5
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1111001100110011
word: SLICED.K1.INIT 1111101110111011
word: SLICEB.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111010101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R45C51:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A0 E1_H02W0501
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: A4 E1_H02W0501
arc: A5 V02N0301
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: B5 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 V00T0000
arc: CE2 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0201
arc: D5 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q5
arc: LSR1 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R45C52:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 V06S0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 V02N0301
arc: A6 N1_V02S0301
arc: A7 N1_V02S0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B5 H02E0101
arc: B6 V02N0701
arc: B7 H02E0101
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 H01E0001
arc: C7 E1_H01E0101
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 F0
arc: D7 H00L0100
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M5 H00R0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: S1_V02S0101 F1
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 F2
arc: V01S0100 Q5
word: SLICED.K1.INIT 0011011010011100
word: SLICED.K0.INIT 1100011010010011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R45C53:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0101
arc: A5 V00B0000
arc: A7 H02W0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 N1_V02S0501
arc: B7 N1_V02S0501
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: C7 V00T0100
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0001
arc: D4 E1_H01W0100
arc: D5 V02N0601
arc: D6 F0
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR1 E1_H02W0501
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
word: SLICED.K1.INIT 1110000100101101
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C54:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02S0701
arc: A2 V02S0701
arc: A4 V02S0101
arc: A5 S1_V02N0101
arc: A6 F5
arc: B0 V02S0301
arc: B1 V02S0301
arc: B4 N1_V02S0501
arc: B5 H02E0301
arc: B6 E1_H02W0301
arc: C0 H02E0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 H02E0401
arc: C6 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 N1_V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 N1_V02S0601
arc: D5 V02N0601
arc: D6 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00T0000
arc: M4 H02W0401
arc: M6 V00B0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N3_V06N0303 F6
arc: S1_V02S0401 F4
arc: S3_V06S0103 F1
arc: S3_V06S0203 Q4
arc: V01S0000 F1
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 1110001000011101
word: SLICEA.K0.INIT 1100000011110011
word: SLICEA.K1.INIT 1000101110001000
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1000100011000000
word: SLICED.K0.INIT 0000010001000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C55:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H01E0001
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 W1_H02E0501
arc: A5 V00T0100
arc: A7 S1_V02N0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: B5 V00B0100
arc: B7 F1
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 H02W0401
arc: C7 N1_V02S0001
arc: CE0 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 V01N0001
arc: D7 H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M1 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F2
arc: S1_V02S0301 F3
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100101000110101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R45C56:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: A1 V02N0701
arc: A2 H02E0501
arc: A4 W1_H02E0701
arc: A5 S1_V02N0301
arc: A6 F5
arc: A7 Q7
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 V02S0601
arc: C4 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 V02N0001
arc: C7 F4
arc: CE1 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 V02S0401
arc: D7 F2
arc: E3_H06E0103 Q2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: W1_H02W0101 F3
arc: W1_H02W0301 F1
word: SLICEC.K1.INIT 1110000100101101
word: SLICED.K0.INIT 0000000010000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1000110010000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000011100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C57:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V02S0701

.tile R45C58:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 W1_H02E0601
arc: V00T0000 E1_H02W0201
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 W3_H06E0003
arc: A1 H02W0701
arc: A2 E1_H02W0501
arc: A3 F5
arc: A5 V02N0101
arc: A7 N1_V01N0101
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B2 H00R0100
arc: B3 Q3
arc: B5 H02W0101
arc: B7 V01S0000
arc: C0 H02W0401
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C5 V00T0000
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 H00L0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 E1_H02W0001
arc: D2 S1_V02N0201
arc: D3 F2
arc: D5 H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: V01S0000 Q4
word: SLICEC.K1.INIT 1000110010000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1011101100110011
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C59:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 W3_H06E0303
arc: H00L0100 H02W0101
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 V02N0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 S1_V02N0501
arc: A1 S1_V02N0701
arc: A2 H00L0100
arc: A4 S1_V02N0101
arc: B0 V00B0000
arc: B2 H01W0100
arc: B4 H02E0101
arc: C1 H00L0000
arc: C2 H02W0601
arc: C4 H02W0601
arc: CE0 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 N1_V01S0000
arc: D2 H02E0001
arc: D4 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: LSR0 W1_H02E0301
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: V00B0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1101110101010101
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1010111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C60:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 W1_H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: A4 E1_H01W0000
arc: B0 V00B0000
arc: B1 E1_H02W0101
arc: B4 H00L0000
arc: C2 N1_V01S0100
arc: C4 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0401 F4
arc: W1_H02W0101 Q1
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R45C61:PLC2
arc: H00L0100 W1_H02E0101
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: B0 V02S0301
arc: C0 V02N0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C62:PLC2
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: A5 V00T0100
arc: B0 V00T0000
arc: B5 H00L0000
arc: C0 E1_H01W0000
arc: C1 H00L0100
arc: C5 S1_V02N0201
arc: C7 F4
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D5 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N3_V06N0103 Q1
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
word: SLICED.K1.INIT 1111000011111111
word: SLICEC.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0111111110000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R45C63:PLC2
arc: H00L0000 H02E0201
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: W1_H02W0301 N1_V01S0100
arc: B0 H02E0101
arc: C0 H00L0000
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0011111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R45C66:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R45C68:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R45C69:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N1_V02S0701

.tile R45C72:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R45C75:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R45C78:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R45C84:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R45C90:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R45C96:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R47C10:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C116:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 N1_V02S0601
arc: N1_V02N0501 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M1 V01S0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0601 Q4
arc: V00T0100 Q1
arc: V01S0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C117:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: A0 H02E0501
arc: B0 V01N0001
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 1111111011110100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R47C119:PLC2
arc: W1_H02W0201 S3_V06N0103

.tile R47C123:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R47C124:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0201
arc: D0 V02S0201
arc: D4 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R47C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R47C15:PLC2
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0701 H06W0203

.tile R47C16:PLC2
arc: V00B0000 V02N0001
arc: CLK0 G_HPBX0400
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C17:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 N1_V02S0201
arc: V00T0000 E1_H02W0201
arc: A0 E1_H02W0701
arc: A7 E1_H01W0000
arc: B7 E1_H02W0101
arc: C0 H00L0000
arc: C4 N1_V02S0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D4 V01N0001
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V00B0000 F4
arc: V00B0100 F7
word: SLICEC.K0.INIT 1111111100001111
word: SLICEA.K0.INIT 1111010111110000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R47C18:PLC2
arc: H00R0100 H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: B0 E1_H01W0100
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111000011000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C19:PLC2
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 V02N0501
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111000000001111
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C20:PLC2
arc: H00R0000 V02N0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 H02W0101
arc: A3 V00B0000
arc: A4 N1_V01N0101
arc: A6 H00R0000
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B5 H00R0000
arc: C0 V02N0601
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q5
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R47C21:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: V00B0100 V02N0101
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A7 F5
arc: B5 H01E0101
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 H00R0100
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D5 V01N0001
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F7
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 0011111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R47C22:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0601 H01E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0601 H01E0001
arc: A0 H01E0001
arc: C0 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0101000011111010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R47C23:PLC2
arc: V00B0100 V02N0301
arc: W1_H02W0301 V06N0003
arc: A6 E1_H02W0501
arc: B6 S1_V02N0501
arc: C5 V02N0201
arc: C6 S1_V02N0001
arc: CLK0 G_HPBX0300
arc: D1 V02N0001
arc: D3 V00B0100
arc: D6 E1_H02W0001
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0000111100001111
word: SLICEA.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C24:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: A2 H02E0501
arc: A4 N1_V02S0101
arc: A5 V00B0000
arc: B0 V02S0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: CLK0 G_HPBX0300
arc: E3_H06E0203 Q4
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0601 F6
word: SLICED.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C25:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0501
arc: A2 W1_H02E0501
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A5 N1_V02S0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H02E0101
arc: F6 F6_SLICE
arc: H01W0000 F6
word: SLICED.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R47C26:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: CLK0 G_HPBX0300
arc: D3 S1_V02N0001
arc: F3 F3_SLICE
arc: MUXCLK1 CLK0
arc: N1_V02N0101 Q3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C27:PLC2
arc: E1_H02E0601 V06S0303
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0401 H06E0203
arc: A1 H00L0100
arc: B0 E1_H02W0301
arc: C0 H00L0100
arc: C1 V02N0601
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 H02W0001
arc: E1_H02E0001 Q2
arc: E1_H02E0701 Q5
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: M5 H00R0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0501 Q5
arc: V01S0000 Q5
word: SLICEB.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000111101010101
word: SLICEA.K0.INIT 0000111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C28:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 W3_H06E0003
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: C0 W1_H02E0401
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C29:PLC2
arc: E1_H02E0701 V02N0701
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: A0 E1_H02W0501
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: C0 W1_H02E0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q4
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 0000111100000101
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C30:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0201
arc: V01S0000 S3_V06N0103
arc: B0 V00B0000
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C31:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0701
arc: W1_H02W0201 S1_V02N0201
arc: A1 V02N0501
arc: A4 N1_V02S0101
arc: A5 E1_H02W0701
arc: A6 N1_V02S0101
arc: A7 E1_H02W0501
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B4 H00L0000
arc: B6 H02W0101
arc: B7 V02S0701
arc: C1 E1_H01W0000
arc: C4 V01N0101
arc: C5 H02W0601
arc: C6 V02S0001
arc: C7 H02E0601
arc: CLK0 G_HPBX0300
arc: D1 V02N0001
arc: D2 N1_V02S0001
arc: D4 F2
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 0000010100000111
word: SLICED.K1.INIT 0100000001000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0011001100000000
word: SLICEC.K0.INIT 1111000011100000
word: SLICEC.K1.INIT 0101101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R47C32:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 H01E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H02W0501
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 E1_H02W0601
arc: A1 H02E0701
arc: A2 S1_V02N0701
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B1 V01N0001
arc: B2 N1_V02S0101
arc: B3 W1_H02E0301
arc: B4 S1_V02N0701
arc: B6 W1_H02E0301
arc: B7 E1_H02W0101
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 V02S0601
arc: C4 V00T0100
arc: C5 N1_V02S0201
arc: C6 H02E0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 H02W0201
arc: D5 N1_V02S0601
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H02W0601
arc: M1 H00R0100
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0301 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 Q1
arc: V01S0100 Q3
word: SLICEC.K0.INIT 0000000100001101
word: SLICEB.K1.INIT 0001000100000011
word: SLICED.K1.INIT 0001000010110000
word: SLICEB.K0.INIT 0000000100001011
word: SLICED.K0.INIT 0000100001001100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111110111111
word: SLICEC.K1.INIT 0000000001011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R47C33:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 H01E0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H01E0001
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 E1_H01W0100
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 N1_V02S0301
arc: A5 V00T0100
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B4 S1_V02N0701
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H02W0401
arc: C3 H02W0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 V02S0001
arc: C7 V00T0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H02E0201
arc: D3 H02W0001
arc: D4 N1_V02S0601
arc: D5 E1_H02W0201
arc: D6 N1_V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: W1_H02W0001 F2
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W3_H06W0003 F3
word: SLICEC.K1.INIT 0000000100001011
word: SLICEC.K0.INIT 0000000100001101
word: SLICEB.K1.INIT 1111101001010000
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 0010000010000000
word: SLICEA.K1.INIT 0000000000100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R47C34:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 H06E0303
arc: S1_V02S0701 V01N0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 V01N0001
arc: A0 H02W0501
arc: A1 S1_V02N0501
arc: A2 F5
arc: A3 S1_V02N0501
arc: A4 V00T0000
arc: A5 W1_H02E0501
arc: A6 S1_V02N0301
arc: B0 H02W0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 H02E0301
arc: B5 W1_H02E0101
arc: B6 S1_V02N0501
arc: B7 V02S0501
arc: C0 F4
arc: C1 E1_H02W0601
arc: C2 F4
arc: C3 N1_V01S0100
arc: C4 W1_H02E0601
arc: C5 H01E0001
arc: C6 H02E0601
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 N1_V02S0601
arc: D6 V02S0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: S3_V06S0003 F3
arc: S3_V06S0303 F6
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000001010001010
word: SLICED.K1.INIT 1111110000001100
word: SLICEA.K1.INIT 0000100001001100
word: SLICEB.K1.INIT 0000000100100011
word: SLICEC.K0.INIT 1110000011110000
word: SLICEC.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 1111110111111111
word: SLICEA.K0.INIT 1111011111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R47C35:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A1 W1_H02E0501
arc: A2 N1_V02S0501
arc: A3 E1_H01E0001
arc: A6 N1_V01N0101
arc: B0 W1_H02E0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 Q3
arc: B4 N1_V02S0501
arc: B5 V02S0501
arc: B6 N1_V02S0501
arc: C0 N1_V02S0401
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C5 N1_V02S0201
arc: C6 E1_H01E0101
arc: C7 N1_V02S0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 W1_H02E0001
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 H02E0401
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q6
arc: S1_V02S0001 F0
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q7
arc: V01S0000 F6
arc: W1_H02W0301 F1
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0100010101010101
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0000110100000111
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 0000000100000101
word: SLICED.K0.INIT 0111000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R47C36:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: B1 V02N0301
arc: B3 Q3
arc: C0 H00L0000
arc: C1 H00R0100
arc: C2 S1_V02N0401
arc: C3 N1_V02S0601
arc: C4 S1_V02N0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 N1_V02S0001
arc: D2 V02S0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q7
arc: H01W0000 F2
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H02W0001
arc: M3 E1_H02W0201
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: V01S0000 F3
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1111111101011111
word: SLICEA.K1.INIT 0000110100001111
word: SLICED.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R47C37:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601
arc: B5 H02W0101
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: V00B0100 F5
word: SLICEC.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R47C38:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E3_H06W0203
arc: A0 V02S0501
arc: B0 H02E0301
arc: C0 H02E0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 Q5
arc: S1_V02S0701 Q5
word: SLICEA.K0.INIT 0010001100100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C39:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0001
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 H02E0301
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V01S0000
arc: A0 H00L0000
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0701
arc: A4 H02W0701
arc: B0 H02W0101
arc: B1 H02E0101
arc: B2 V02N0301
arc: B3 H02E0101
arc: B4 V02N0501
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C5 N1_V02S0001
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00T0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 Q4
arc: S1_V02S0101 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R47C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V06N0303
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: B0 E1_H02W0101
arc: B1 W1_H02E0101
arc: B2 H02E0301
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: C0 H02E0601
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 E1_H02W0401
arc: C5 N1_V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 H02W0501
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R47C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 V06N0203
arc: H00L0000 V02S0201
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 V06N0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A7 N1_V01N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00L0000
arc: B7 H02E0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0101 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1110001000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R47C42:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0201
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: B0 H00R0100
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B6 S1_V02N0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02N0401
arc: D6 W1_H02E0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111110011001100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R47C43:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 V01N0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 V06S0203
arc: A0 H00R0000
arc: A1 H01E0001
arc: A2 F7
arc: A3 F7
arc: A4 H02E0501
arc: A7 W1_H02E0501
arc: B0 H02W0301
arc: B1 V02S0301
arc: B2 N1_V02S0301
arc: B3 V02N0301
arc: B4 S1_V02N0701
arc: B6 H02W0101
arc: B7 V02N0701
arc: C0 V02S0601
arc: C1 V02N0601
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C6 H02W0401
arc: C7 W1_H02E0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 V00B0100
arc: D4 V00B0000
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F0
arc: H01W0100 F4
arc: M2 H02E0601
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: N3_V06N0103 F2
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V00T0100 F1
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 1011100000000000
word: SLICED.K0.INIT 0011001100000011
word: SLICEA.K0.INIT 1010110011111100
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1101110101010101
word: SLICEB.K1.INIT 1111110111011101
word: SLICEC.K0.INIT 0010001100100000
word: SLICEC.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R47C44:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 V02S0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 F7
arc: A1 S1_V02N0701
arc: A3 H01E0001
arc: A4 H02W0501
arc: A5 E1_H01W0000
arc: A6 H00L0000
arc: A7 N1_V01N0101
arc: B0 H02W0101
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 H00R0000
arc: B5 V00B0100
arc: B6 N1_V02S0701
arc: C0 E1_H01W0000
arc: C1 H02W0401
arc: C2 F4
arc: C3 F4
arc: C4 W1_H02E0401
arc: C5 N1_V02S0001
arc: C6 N1_V02S0001
arc: C7 V02S0001
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 S1_V02N0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 N1_V02S0601
arc: D6 N1_V02S0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F5
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: M2 W1_H02E0601
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F2
arc: S3_V06S0003 F0
arc: V00B0100 Q5
arc: V01S0000 F0
arc: W1_H02W0001 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0101000001010101
word: SLICEA.K0.INIT 1011100011111100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1110111110101111
word: SLICEA.K1.INIT 1111111101010000
word: SLICED.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R47C45:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 F7
arc: A2 F5
arc: A3 H02E0701
arc: A4 N1_V01N0101
arc: A5 H02E0701
arc: A6 V02N0301
arc: A7 Q7
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 S1_V02N0101
arc: B4 H02E0301
arc: B5 H00L0000
arc: B6 V02N0701
arc: B7 V02S0701
arc: C0 V02S0601
arc: C1 W1_H02E0601
arc: C2 F4
arc: C3 H02E0401
arc: C4 H02E0601
arc: C5 N1_V02S0001
arc: C6 V02S0001
arc: C7 S1_V02N0001
arc: CE0 W1_H02E0101
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 H01E0101
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0101 F3
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H02W0001
arc: M4 W1_H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q4
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: S1_V02S0001 F2
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0000000001001100
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111110101
word: SLICEB.K1.INIT 1111100011111111
word: SLICEC.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1110111110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C46:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A2 F5
arc: A5 H02W0501
arc: A6 F7
arc: A7 V02S0301
arc: B0 E1_H01W0100
arc: B2 H02W0101
arc: B5 V00B0100
arc: C0 N1_V02S0601
arc: C2 N1_V02S0401
arc: C5 H02W0601
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 F0
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: V00B0100 Q5
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 1010000011110000
word: SLICED.K0.INIT 0000101010101010
word: SLICEA.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R47C47:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A2 F5
arc: A3 F5
arc: A4 V02N0301
arc: A5 N1_V01S0100
arc: A7 H00R0000
arc: B0 H00R0100
arc: B3 H01W0100
arc: B4 V02S0701
arc: B5 S1_V02N0701
arc: B7 V02N0501
arc: C0 F4
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 V01N0101
arc: C7 S1_V02N0001
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 N1_V01S0000
arc: D3 H02E0201
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F2
arc: N3_V06N0103 F2
arc: S1_V02S0201 F0
arc: V01S0000 F0
arc: W1_H02W0501 Q5
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 1111110111101100
word: SLICEC.K0.INIT 0000110100001101
word: SLICEA.K0.INIT 1111010111001100
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111110111011101
word: SLICED.K0.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C48:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 V06S0203
arc: A0 H00R0000
arc: A1 H02W0701
arc: A2 F7
arc: A3 F7
arc: A4 N1_V01S0100
arc: A6 H00L0000
arc: A7 H02W0501
arc: B0 H02W0101
arc: B1 H02W0301
arc: B3 H02E0101
arc: B6 N1_V02S0501
arc: B7 S1_V02N0501
arc: C0 N1_V02S0401
arc: C2 V02S0601
arc: C3 H00L0000
arc: C4 W1_H02E0401
arc: C6 N1_V02S0001
arc: C7 H02E0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V00B0000
arc: D6 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0100 F2
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0201 F2
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: V01S0000 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000101000001111
word: SLICEA.K0.INIT 1010110011111100
word: SLICEA.K1.INIT 0010001000110011
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111110111110101
word: SLICED.K0.INIT 0000000000000010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R47C49:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 W1_H02E0001
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02S0701
arc: A0 V02N0701
arc: A1 S1_V02N0501
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V02S0101
arc: A6 H00R0000
arc: B0 H02E0101
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 S1_V02N0701
arc: B6 V02N0501
arc: C0 H00R0100
arc: C1 H02W0401
arc: C2 S1_V02N0401
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C6 N1_V02S0001
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: D6 N1_V02S0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: LSR1 W1_H02E0301
arc: M6 H02E0401
arc: MUXCLK3 CLK1
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R47C4:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003

.tile R47C50:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 V02S0201
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: A0 V02S0701
arc: A1 H02W0701
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A6 W1_H02E0701
arc: A7 N1_V02S0301
arc: B0 V02N0301
arc: B1 N1_V02S0301
arc: B3 H00L0000
arc: B4 V02S0701
arc: B7 H02W0101
arc: C0 H02W0401
arc: C1 V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 W1_H02E0601
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 V02S0401
arc: D6 V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F2
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: S1_V02S0001 F0
arc: V00T0000 Q0
arc: V01S0000 F1
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100101011111010
word: SLICED.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 1000110010000000
word: SLICED.K1.INIT 1010100000100000
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1110111110101111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R47C51:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02E0701
arc: A2 V00B0000
arc: A3 V01N0101
arc: A5 V00T0000
arc: A6 F7
arc: A7 S1_V02N0101
arc: B0 E1_H01W0100
arc: B2 H02E0301
arc: B3 E1_H01W0100
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 V02S0701
arc: B7 S1_V02N0701
arc: C0 N1_V02S0401
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C6 S1_V02N0201
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 F2
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M1 H02E0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S3_V06S0003 F0
arc: V00T0000 Q0
arc: V01S0000 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1010110011111100
word: SLICEB.K0.INIT 1100100000001000
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000000000101010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1100111100001111
word: SLICEC.K1.INIT 1110111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C52:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V01N0101
arc: A0 F5
arc: A2 H01E0001
arc: A3 V02N0701
arc: A4 N1_V02S0101
arc: A5 Q5
arc: A6 H02W0501
arc: A7 N1_V01N0101
arc: B0 S1_V02N0101
arc: B1 N1_V02S0301
arc: B2 H02W0101
arc: B3 W1_H02E0301
arc: B4 N1_V02S0501
arc: B5 H02W0101
arc: B6 N1_V02S0701
arc: B7 V02S0701
arc: C0 H02W0401
arc: C1 V02S0401
arc: C2 H02W0401
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 V00T0100
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 N1_V02S0201
arc: D2 N1_V02S0001
arc: D3 N1_V01S0000
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 N1_V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F3
arc: N3_V06N0003 F0
arc: V01S0100 Q0
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 1100101000110101
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1100010010000000
word: SLICED.K1.INIT 0001010100000000
word: SLICEB.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111010101
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R47C53:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V02S0301
arc: A5 V00T0100
arc: A7 N1_V02S0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 H02W0101
arc: B7 H02W0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02E0601
arc: C5 S1_V02N0201
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: LSR0 H02W0501
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M1 H00L0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F7
arc: V01S0000 F3
arc: V01S0100 Q0
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R47C54:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V02N0601
arc: A0 F7
arc: A2 H00L0100
arc: A3 W1_H02E0501
arc: A7 H02W0701
arc: B0 H01W0100
arc: B2 N1_V02S0101
arc: B3 V02S0301
arc: B7 N1_V02S0701
arc: C0 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 N1_V02S0201
arc: D3 V00T0100
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: S1_V02S0101 F3
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0101011010100110
word: SLICEB.K0.INIT 1010001010000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000001000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C55:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 V02S0001
arc: V00T0100 H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: A0 H02E0501
arc: A1 H02E0701
arc: A2 H02E0501
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 V00T0100
arc: A6 N1_V02S0101
arc: A7 N1_V02S0301
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0301
arc: B5 N1_V01S0000
arc: B7 F3
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: C6 N1_V02S0001
arc: C7 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D6 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 E1_H02W0501
arc: N1_V02N0101 F1
arc: V01S0000 F6
word: SLICED.K1.INIT 1010110010101100
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R47C56:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V01N0001
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A2 W1_H02E0501
arc: A3 W1_H02E0701
arc: A4 W1_H02E0501
arc: A7 V02S0301
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B7 V01S0000
arc: C0 W1_H02E0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 W1_H02E0401
arc: C5 V02N0001
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D7 F0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M3 H00L0100
arc: M5 H00R0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q3
arc: V01S0100 Q3
word: SLICED.K1.INIT 1100011010010011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R47C57:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 H02E0201
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 H02W0501
arc: A1 F5
arc: A2 V00B0000
arc: A3 E1_H01E0001
arc: A5 V02S0101
arc: A7 V02N0301
arc: B0 S1_V02N0101
arc: B1 H02E0101
arc: B2 V02S0301
arc: B3 V01N0001
arc: B5 E1_H02W0301
arc: B7 N1_V02S0701
arc: C0 H02W0601
arc: C1 E1_H02W0401
arc: C2 H02W0601
arc: C3 E1_H02W0601
arc: C5 V00T0000
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: D5 S1_V02N0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N3_V06N0103 F1
arc: V01S0100 F7
word: SLICED.K1.INIT 1100000010100000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000101010
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C58:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: A0 H02W0701
arc: A1 H02W0701
arc: A3 V00T0000
arc: B3 E1_H01W0100
arc: C0 H00R0100
arc: C1 N1_V02S0401
arc: C3 H02W0601
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 S1_V02N0201
arc: D3 H02E0201
arc: E1_H02E0201 Q2
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q6
arc: LSR1 H02E0301
arc: M2 W1_H02E0601
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F3
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1010000011111111
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1010000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C59:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0601 V01N0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 V01N0101
arc: A0 V02S0701
arc: A1 H00L0100
arc: A3 H02E0701
arc: A7 V00T0100
arc: B0 E1_H02W0301
arc: B1 V02S0101
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0000
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 Q1
arc: N1_V02N0501 F7
arc: V00T0000 Q0
arc: V00T0100 Q3
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R47C60:PLC2
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: B0 V02S0101
arc: C0 N1_V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 E1_H02W0201
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C61:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: H00R0000 V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: A0 H02E0701
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R47C62:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 V02N0001
arc: W1_H02W0201 V02N0201
arc: A1 V01N0101
arc: A2 V01N0101
arc: B1 V01N0001
arc: B2 V01N0001
arc: B7 H02E0301
arc: C1 H00L0000
arc: C2 H00L0000
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D7 F0
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
arc: S1_V02S0701 F7
arc: V00B0100 F7
word: SLICEB.K0.INIT 0111100011110000
word: SLICED.K1.INIT 1111111100110011
word: SLICEA.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R47C63:PLC2
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H01E0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 V06S0003
arc: CLK0 G_HPBX0600
arc: LSR0 V00B0100
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C68:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003

.tile R47C69:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000

.tile R47C70:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R47C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R48C116:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103

.tile R48C117:PLC2
arc: V00B0000 V02S0001
arc: CLK0 G_HPBX0600
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C122:PLC2
arc: E3_H06E0303 N3_V06S0303

.tile R48C124:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R48C12:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R48C15:PLC2
arc: S1_V02S0601 E1_H02W0601

.tile R48C16:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: A0 H00L0100
arc: A2 H00L0100
arc: B0 S1_V02N0301
arc: B2 S1_V02N0301
arc: C0 S1_V02N0401
arc: C2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D2 H02W0201
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F0
arc: M0 V00B0000
arc: M2 V00B0000
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 Q4
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1000000111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0110100111111111
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C17:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 E3_H06W0303
arc: A4 V02N0101
arc: B0 S1_V02N0101
arc: B2 V02N0301
arc: B3 V01N0001
arc: B5 V02N0701
arc: B6 V00T0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0301
arc: LSR1 V00B0000
arc: M1 H00L0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0101 F3
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q4
arc: V00T0100 Q1
arc: V01S0000 F6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C18:PLC2
arc: H00R0100 S1_V02N0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: W1_H02W0301 E1_H02W0301
arc: W3_H06W0203 E3_H06W0103
arc: A2 F5
arc: B5 E1_H02W0301
arc: C2 H00R0100
arc: C5 V02N0201
arc: CLK0 G_HPBX0600
arc: D2 S1_V02N0001
arc: D5 H02W0201
arc: E1_H01E0101 Q2
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: MUXCLK1 CLK0
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000000000001010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C19:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 V02S0601
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: A4 H02W0701
arc: B0 V00B0000
arc: B2 V02S0301
arc: B3 V02S0101
arc: B5 H00R0000
arc: B6 V02N0701
arc: B7 H02W0101
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: S1_V02S0601 F6
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R48C20:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: S1_V02S0301 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0701 N1_V01S0100
arc: A0 V02S0701
arc: A1 H00R0000
arc: A6 V02N0101
arc: B2 V02S0101
arc: B3 V01N0001
arc: B4 H02W0301
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: CE1 V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M3 H00R0100
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F1
arc: N1_V02N0001 F0
arc: N1_V02N0601 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: V01S0000 F6
arc: V01S0100 F3
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C21:PLC2
arc: H00L0000 H02W0001
arc: H00L0100 V02N0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 V01N0101
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0301 N1_V01S0100
arc: A1 H00L0000
arc: A4 E1_H01W0000
arc: A7 H00R0000
arc: B0 E1_H01W0100
arc: B4 N1_V01S0000
arc: B7 V00T0000
arc: C4 V02N0001
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D4 V02N0401
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 H02W0501
arc: M1 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0601 Q6
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C22:PLC2
arc: E1_H02E0301 V01N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0701
arc: A1 H02E0501
arc: A2 H02E0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R48C23:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: H00R0000 V02N0401
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: V00B0000 V02N0001
arc: W3_H06W0303 V06S0303
arc: B0 S1_V02N0301
arc: B2 E1_H02W0101
arc: B3 H02E0301
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 V02N0701
arc: E1_H02E0701 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0601 F4
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R48C24:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0000 H02W0001
arc: H00R0000 V02N0601
arc: N1_V02N0101 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: V00T0000 H02W0201
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: B0 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0300
arc: E1_H01E0101 F1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: V01S0000 F4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R48C25:PLC2
arc: E1_H02E0101 V06S0103
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A2 V00T0000
arc: A5 S1_V02N0101
arc: B1 H00R0100
arc: B2 S1_V02N0301
arc: B5 E1_H02W0101
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0300
arc: D0 W1_H02E0201
arc: D2 H01E0101
arc: D5 H02E0001
arc: D7 E1_H02W0201
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 0000010000001100
word: SLICEB.K0.INIT 0001111100010000
word: SLICEA.K0.INIT 1010111110101010
word: SLICEA.K1.INIT 1010111010101110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1

.tile R48C26:PLC2
arc: E1_H02E0001 V06N0003
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0501
arc: A1 V02N0701
arc: A2 V00T0000
arc: B1 H02E0301
arc: B2 W1_H02E0301
arc: B5 H02E0101
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: CLK0 G_HPBX0300
arc: D1 V02N0201
arc: D2 F0
arc: D5 F2
arc: D7 W1_H02E0001
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00B0100 F7
arc: V01S0000 F2
arc: W1_H02W0001 Q2
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000100000000
word: SLICED.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C27:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: CLK0 G_HPBX0300
arc: D0 Q0
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R48C28:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: H00L0000 H02E0001
arc: H00R0000 H02E0401
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: C0 V02N0601
arc: C4 Q4
arc: CLK0 G_HPBX0300
arc: D0 V01S0100
arc: D2 V02N0201
arc: D4 H02E0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: H01W0100 F4
arc: M1 H00R0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 F4
arc: N3_V06N0303 Q5
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0101000001011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C29:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 H02W0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 H01E0001
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A4 N1_V01N0101
arc: B0 E1_H01W0100
arc: B1 H02W0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 N1_V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0100 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F0
arc: V01S0000 F2
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q5
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1000111010011100
word: SLICEA.K1.INIT 1100111100011101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R48C30:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H06W0303
arc: S1_V02S0401 H06W0203
arc: W1_H02W0601 V02S0601
arc: A2 H02W0501
arc: B0 H01W0100
arc: B2 E1_H01W0100
arc: B3 H01W0100
arc: C2 E1_H02W0401
arc: C3 H00L0100
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0111111111111111
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C31:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H06E0203
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H01E0001
arc: A3 F5
arc: A4 N1_V01S0100
arc: A5 E1_H01W0000
arc: A6 V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 W1_H02E0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C3 W1_H02E0401
arc: C4 E1_H02W0401
arc: C5 W1_H02E0601
arc: C6 V02S0201
arc: C7 V00T0100
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 Q2
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: M0 E1_H02W0601
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: V00B0000 F4
arc: W1_H02W0201 Q2
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0000110100001111
word: SLICEC.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 0111111101111110
word: SLICEA.K1.INIT 0111101111101111
word: SLICED.K1.INIT 0000000000001100
word: SLICEC.K0.INIT 1111111100000101
word: SLICEB.K0.INIT 0001000000000000
word: SLICED.K0.INIT 0000010100000111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R48C32:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H01E0001
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A5 H02W0501
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 E1_H02W0301
arc: B4 H02E0101
arc: B5 N1_V01S0000
arc: B7 H01E0101
arc: C0 N1_V01S0100
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 N1_V01S0100
arc: C4 S1_V02N0201
arc: C5 H02W0401
arc: C6 E1_H02W0601
arc: C7 V02N0201
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F2
word: SLICEA.K0.INIT 1111111111110101
word: SLICEA.K1.INIT 1011111111111101
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 1111000011111100
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0000000011000100
word: SLICEB.K1.INIT 0000000100110000
word: SLICEC.K1.INIT 0101010001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R48C33:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 V06S0303
arc: A0 H02E0501
arc: A1 E1_H02W0701
arc: A3 H01E0001
arc: A5 V02N0101
arc: A7 E1_H02W0701
arc: B0 E1_H01W0100
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B6 V02N0701
arc: B7 W1_H02E0301
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C3 V02S0401
arc: C4 N1_V02S0201
arc: C5 S1_V02N0201
arc: C6 H02W0401
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 E1_H02W0201
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 H02W0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F1
arc: LSR1 H02E0301
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0000 F4
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 0001000010110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 0000000101000101
word: SLICEA.K0.INIT 1101111111111111
word: SLICEB.K1.INIT 0000000011111011
word: SLICEB.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1

.tile R48C34:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0203 V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02S0201
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 N1_V01S0100
arc: A1 H02W0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 N1_V01S0100
arc: A6 E1_H01W0000
arc: A7 N1_V01S0100
arc: B1 E1_H01W0100
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B6 V02S0701
arc: C1 F4
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02E0401
arc: C5 W1_H02E0401
arc: C6 V00B0100
arc: C7 H01E0001
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q7
arc: H01W0100 F7
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F7
arc: V00B0100 F5
arc: V01S0100 F5
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111011111111
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K1.INIT 0101000010100000
word: SLICED.K0.INIT 1000100010101000
word: SLICEB.K0.INIT 1101010011011001
word: SLICEB.K1.INIT 1011111111111111
word: SLICEC.K0.INIT 0000101000000010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R48C35:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: V00T0000 W1_H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V01N0101
arc: A1 H01E0001
arc: A2 H00L0100
arc: A3 E1_H01E0001
arc: A4 F5
arc: A5 H02E0701
arc: A7 F5
arc: B2 E1_H02W0301
arc: B3 V02S0101
arc: B4 V02S0501
arc: C0 V02S0401
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C3 H02W0601
arc: C5 W1_H02E0601
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 N1_V01S0000
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: V01S0000 F6
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0101000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000010001000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000100001111
word: SLICEA.K1.INIT 0101000000000000
word: SLICED.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R48C36:PLC2
arc: E1_H02E0601 V06S0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: A2 V00T0000
arc: A7 E1_H01W0000
arc: B2 H02W0101
arc: B7 E1_H02W0101
arc: C2 E1_H02W0401
arc: C4 S1_V02N0201
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V00B0100
arc: D4 F2
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00B0000 F4
arc: V00B0100 F7
arc: V00T0000 Q0
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0001000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C37:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V06S0303
arc: H00L0000 H02W0001
arc: H00R0000 H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N1_V02S0001
arc: V00B0000 H02E0401
arc: V00T0000 H02E0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0000
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 V01S0000
arc: B6 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V01S0000 Q4
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C38:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: A6 V00T0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 V01S0000
arc: C6 V00T0000
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D6 H00L0100
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0501 F7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C39:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: H00R0000 W1_H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V01S0000 N3_V06S0103
arc: A2 V00B0000
arc: A6 H02E0701
arc: B0 V02N0101
arc: B1 V01N0001
arc: B2 V02S0301
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C2 V02N0601
arc: C6 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02W0001
arc: D6 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 E1_H02W0601
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0201 Q2
arc: S1_V02S0701 Q5
word: SLICEB.K0.INIT 1000110010000000
word: SLICED.K0.INIT 0000000001011111
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C40:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 V06S0103
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 N3_V06S0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: A6 N1_V01N0101
arc: B0 H00R0100
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 H02W0301
arc: B4 H02W0101
arc: B6 W1_H02E0301
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 V00T0000
arc: C6 H02E0401
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0101 F0
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000110010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R48C41:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V01N0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A6 H00R0000
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: B6 N1_V02S0701
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 V02S0201
arc: C6 W1_H02E0601
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D6 V02N0401
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: LSR0 V00T0000
arc: LSR1 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F0
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0111000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R48C42:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 F5
arc: B0 H02W0101
arc: B2 H01W0100
arc: B5 H02W0301
arc: C0 E1_H01W0000
arc: C2 N1_V01N0001
arc: C5 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 H02E0201
arc: D3 V00T0100
arc: D5 H00R0100
arc: E1_H01E0101 Q0
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: H01W0100 Q3
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: S1_V02S0001 F0
arc: V01S0000 Q3
arc: W1_H02W0001 F0
word: SLICEC.K1.INIT 0011001100000011
word: SLICEA.K0.INIT 1011101111110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C43:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A2 H00L0100
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 W1_H02E0701
arc: A7 Q7
arc: B0 V02S0101
arc: B1 H02W0101
arc: B2 V02N0301
arc: B3 H02W0301
arc: B4 W1_H02E0301
arc: B5 H01E0101
arc: B7 V00B0000
arc: C0 W1_H02E0601
arc: C1 N1_V01N0001
arc: C2 V02S0401
arc: C3 F4
arc: C4 N1_V02S0201
arc: C5 W1_H02E0601
arc: C7 W1_H02E0401
arc: CE0 S1_V02N0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 H02W0001
arc: D3 F2
arc: D4 V02N0601
arc: D5 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F1
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: V00B0100 F7
arc: W1_H02W0001 F0
word: SLICEA.K1.INIT 0000110000001111
word: SLICEB.K0.INIT 1101100000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000001110000
word: SLICEC.K1.INIT 0000000000000100
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1110101011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R48C44:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 E1_H02W0701
arc: A6 V02S0301
arc: A7 V02N0301
arc: B0 V00B0000
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00R0000
arc: B7 V01S0000
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 V02N0001
arc: CE3 H00L0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H00R0100
arc: D6 E1_H02W0001
arc: D7 F0
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00B0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V02N0601 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100100001000000
word: SLICED.K0.INIT 1111101011110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R48C45:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: A0 H02W0501
arc: A2 V02S0701
arc: A5 H02E0501
arc: B0 S1_V02N0301
arc: B2 H02E0101
arc: B5 S1_V02N0501
arc: C0 H02E0601
arc: C2 H00R0100
arc: C5 N1_V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 S1_V02N0001
arc: D5 V02N0401
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M2 V00B0100
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0701 F5
arc: S1_V02S0001 F0
arc: W1_H02W0001 F0
word: SLICEA.K0.INIT 1110001011101110
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000110000001010
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C46:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 F5
arc: A3 V01N0101
arc: A4 V00T0000
arc: A5 Q5
arc: B0 F3
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 H02W0101
arc: C1 N1_V01N0001
arc: C2 F4
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 H01E0001
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 H02W0201
arc: D5 H02W0001
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 Q5
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: N3_V06N0103 F2
arc: W1_H02W0501 Q5
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1011101100110011
word: SLICEA.K1.INIT 1111111110001111
word: SLICEC.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R48C47:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0401
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02E0701
arc: A6 W1_H02E0501
arc: B0 V00B0000
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 V02N0501
arc: C0 S1_V02N0601
arc: C1 E1_H02W0401
arc: C2 S1_V02N0601
arc: C3 E1_H02W0401
arc: C4 S1_V02N0201
arc: C5 H02W0601
arc: C6 H02E0601
arc: CE3 H00L0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D6 V02N0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111110100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R48C48:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 V06S0303
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 S1_V02N0301
arc: A6 V02S0101
arc: A7 E1_H01W0000
arc: B0 V02S0301
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V00B0100
arc: B6 H02W0101
arc: B7 H02E0101
arc: C0 V02S0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 V02S0401
arc: C4 V00T0100
arc: C5 F6
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE3 W1_H02E0101
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 W1_H02E0201
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D6 H02W0201
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010110011111100
word: SLICED.K1.INIT 0001010100111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R48C49:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V06S0203
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 F5
arc: A5 W1_H02E0701
arc: A7 W1_H02E0701
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 E1_H02W0301
arc: B4 H01E0101
arc: B5 W1_H02E0301
arc: B6 F3
arc: B7 F3
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0401
arc: C3 V02S0601
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 W1_H02E0201
arc: D6 N1_V02S0601
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00R0000
arc: M3 H02W0201
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q7
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q3
arc: W1_H02W0101 Q1
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111001100110011
word: SLICED.K1.INIT 1111101110111011
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111101111111000
word: SLICEB.K0.INIT 1110101011111111
word: SLICEC.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 1111101110111011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R48C50:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V01N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00T0100
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: C0 V02N0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V02S0001
arc: CE0 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 S1_V02N0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R48C51:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: A0 H02W0501
arc: A1 V02N0501
arc: A2 H01E0001
arc: B2 H02E0301
arc: C0 V02N0601
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: W1_H02W0301 Q1
word: SLICEB.K0.INIT 1110000000100000
word: SLICEA.K0.INIT 1111101011110000
word: SLICEA.K1.INIT 1111111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C52:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02E0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 H06W0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: A1 V02S0701
arc: A4 S1_V02N0301
arc: A5 H02E0501
arc: A6 V02N0301
arc: A7 F5
arc: B0 V02S0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 N1_V02S0701
arc: C0 H02W0401
arc: C1 V02N0601
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 F4
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N3_V06N0203 F7
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111111111000000
word: SLICEA.K1.INIT 1111101011110000
word: SLICEC.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001000001010000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C53:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 E3_H06W0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V02S0301
arc: A5 V00T0100
arc: A7 V02N0101
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V01N0001
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 H02E0601
arc: C5 V01N0101
arc: C6 V02S0001
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02W0201
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 F0
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 E1_H02W0501
arc: M3 H00L0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: V01S0000 F3
arc: V01S0100 F1
word: SLICED.K0.INIT 1111001111000000
word: SLICED.K1.INIT 0101100101101010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R48C54:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02E0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 E1_H01W0100
arc: A2 V02S0501
arc: B2 H02W0101
arc: C2 V02S0401
arc: D2 S1_V02N0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000010000010
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R48C55:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0401 H01E0001
arc: V00B0100 H02E0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0501
arc: A1 V02N0501
arc: A3 F7
arc: A4 E1_H02W0701
arc: A7 Q7
arc: B0 H00R0100
arc: B1 N1_V02S0301
arc: B3 Q3
arc: B4 H02W0301
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 E1_H02W0601
arc: C4 H02E0601
arc: C6 F4
arc: C7 H02W0401
arc: CE1 H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D2 V02N0001
arc: D3 N1_V02S0201
arc: D4 H00R0100
arc: D6 V00B0000
arc: D7 F0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M3 E1_H02W0201
arc: M6 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N3_V06N0103 F2
arc: V00B0000 Q6
arc: V01S0100 F1
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000011100000000
word: SLICEB.K1.INIT 0010001010101010
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0011000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C56:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 H01E0001
arc: A0 V02S0501
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H00L0000
arc: C0 V02S0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V02S0201
arc: C7 H02W0401
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 W1_H02E0501
arc: N1_V01N0101 F0
arc: N1_V02N0501 F7
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R48C57:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: V00B0100 S1_V02N0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: A0 H02E0701
arc: C0 H02W0601
arc: C2 H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 V02S0201
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R48C58:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06E0103
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601
arc: A0 V02S0501
arc: A2 V00T0000
arc: B0 H02E0101
arc: B2 S1_V02N0101
arc: C0 S1_V02N0601
arc: C2 V02S0601
arc: C3 V02N0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 H02E0001
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0301 Q3
arc: V00T0000 Q0
arc: V01S0000 F2
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R48C59:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H06E0203
arc: S3_V06S0203 H06E0203
arc: V00B0100 S1_V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: B0 H00R0100
arc: C0 V02N0401
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M3 H00R0000
arc: M5 H02W0001
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0701 Q7
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1101010111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C60:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: A5 E1_H02W0501
arc: B0 H02E0101
arc: B5 V02S0501
arc: C0 V02N0401
arc: C5 V02N0001
arc: CE0 H00R0000
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D5 W1_H02E0001
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V01S0100 Q5
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1100000011111111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C61:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: A0 W1_H02E0501
arc: B0 H02W0301
arc: C0 S1_V02N0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C62:PLC2
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00T0100 V02S0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 H01E0101
arc: B0 H01W0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: V01S0100 Q2
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0011110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R48C63:PLC2
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0301 S1_V02N0301

.tile R48C68:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R48C69:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R48C6:PLC2
arc: S3_V06S0303 E3_H06W0303

.tile R49C101:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R49C107:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R49C113:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R49C119:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R49C11:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R49C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R49C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R49C14:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000

.tile R49C15:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0501
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0400
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 E1_H02W0401
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0003 Q0
arc: V01S0000 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C16:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 H02W0601
arc: N1_V02N0201 H06W0103
arc: S1_V02S0101 H06W0103
arc: V00B0100 V02S0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 V02S0601
arc: A0 H02W0701
arc: C0 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C17:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 N1_V01S0100
arc: V00B0100 V02S0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0701
arc: A3 V00T0000
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: B0 E1_H01W0100
arc: B2 V02N0301
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H00L0100
arc: C5 V02N0001
arc: C7 E1_H01E0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H01E0101
arc: D5 V01N0001
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0101 Q1
arc: S1_V02S0701 F7
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1010101010101000
word: SLICEB.K1.INIT 0000000000000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R49C18:PLC2
arc: E1_H02E0601 V02N0601
arc: N1_V02N0201 H02W0201
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 H06W0003
arc: V00B0000 V02S0201
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: A4 V02N0301
arc: B4 V02N0701
arc: C4 V00T0000
arc: CLK0 G_HPBX0600
arc: D4 V00B0000
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: LSR1 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
word: SLICEC.K0.INIT 0000111000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C19:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W3_H06W0103 E1_H02W0201
arc: CLK0 G_HPBX0300
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C20:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A5 V02S0101
arc: B0 H02W0101
arc: B1 V02S0301
arc: B3 H00R0000
arc: B4 H00R0000
arc: C0 N1_V01S0100
arc: C1 H00R0100
arc: C3 H00R0100
arc: C4 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: S1_V02S0701 F5
arc: V01S0000 F5
word: SLICEC.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R49C21:PLC2
arc: H00L0000 V02N0201
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: A1 V02S0501
arc: A2 H02W0701
arc: A4 N1_V01N0101
arc: A6 N1_V01N0101
arc: B1 H02E0101
arc: B2 V02N0101
arc: B4 H02W0101
arc: B6 H02W0101
arc: C1 E1_H01W0000
arc: C2 V02S0601
arc: C4 V00T0100
arc: C6 Q6
arc: CE0 V02S0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 N1_V01S0000
arc: D2 Q2
arc: D4 V02S0601
arc: D6 V02S0601
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 H02E0601
arc: M4 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0601 Q4
arc: V01S0000 F6
arc: V01S0100 Q6
arc: W1_H02W0101 Q1
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 0000000000000010
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0000000000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C22:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: H01W0000 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E3_H06W0203
arc: A0 H00R0000
arc: A1 V02S0701
arc: A2 V02S0701
arc: B0 V00B0000
arc: B1 H01W0100
arc: B2 V02S0301
arc: C0 H02W0601
arc: C1 H02W0401
arc: C2 E1_H02W0601
arc: C4 V01N0101
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: D1 V02N0201
arc: D2 H00R0000
arc: D4 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
word: SLICEB.K0.INIT 0100111011101110
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1101110111110000
word: SLICEA.K1.INIT 1111101001110010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R49C23:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 H01E0001
arc: H00R0100 V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06W0103
arc: V00B0000 V02N0201
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00B0000
arc: B2 V02S0101
arc: C0 V02N0401
arc: C2 N1_V01S0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V02N0001
arc: D2 S1_V02N0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q2
arc: N3_V06N0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0011000001110100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R49C24:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: V00B0100 H02W0701
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E1_H01W0100
arc: B0 V01N0001
arc: B3 V02N0301
arc: C0 S1_V02N0601
arc: C3 V02N0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: D2 N1_V01S0000
arc: D3 H02E0201
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 E1_H02W0601
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0201 Q0
arc: N1_V02N0601 Q4
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000011111100
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000000000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R49C25:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: V00T0100 V02S0701
arc: W1_H02W0701 V02S0701
arc: B0 V01N0001
arc: C0 H02E0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111100001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R49C26:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0303
arc: A7 H00L0000
arc: B7 S1_V02N0701
arc: C5 S1_V02N0001
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D5 S1_V02N0601
arc: D7 V02N0601
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0100 F5
word: SLICEC.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0001001100000011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R49C27:PLC2
arc: E1_H02E0501 V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0101 V06N0103
arc: B0 H01W0100
arc: C0 V02N0601
arc: C2 N1_V02S0401
arc: C4 Q4
arc: CE0 E1_H02W0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0300
arc: D0 E1_H02W0201
arc: D2 H02W0201
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 Q4
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000111100001111
word: SLICEA.K0.INIT 1111111100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R49C28:PLC2
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: C0 H00L0000
arc: C7 V01N0101
arc: CLK0 G_HPBX0300
arc: D0 H02E0201
arc: D7 S1_V02N0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V00B0100 F7
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R49C29:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: LSR1 W1_H02E0501
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C2:PLC2
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile R49C30:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V01N0101
arc: H00L0000 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0101 H06W0103
arc: V00B0100 H02W0701
arc: W1_H02W0101 N1_V02S0101
arc: A0 H00L0000
arc: B0 E1_H02W0301
arc: C0 V02S0401
arc: CLK0 G_HPBX0300
arc: D0 N1_V02S0001
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
arc: V00T0000 F0
word: SLICEA.K0.INIT 0011001000010000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R49C31:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0401 N1_V02S0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0201
arc: A0 N1_V02S0701
arc: A2 F5
arc: A3 F5
arc: A4 N1_V02S0101
arc: A7 H02E0701
arc: B0 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 H02W0301
arc: B4 V02N0501
arc: B5 E1_H02W0301
arc: B7 V00T0000
arc: C0 H02W0401
arc: C2 H00R0100
arc: C3 H02W0601
arc: C4 E1_H02W0401
arc: C5 F4
arc: C6 V02N0001
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0001
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 N1_V02S0401
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: V01S0100 F0
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 1010101010101011
word: SLICEB.K0.INIT 1010101010101011
word: SLICEC.K1.INIT 0000110011001100
word: SLICED.K1.INIT 0110011111101111
word: SLICEC.K0.INIT 1100111101110111
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0010001000110000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R49C32:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 E1_H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H00L0100
arc: A2 V02S0501
arc: A4 E1_H02W0501
arc: A5 W1_H02E0701
arc: A6 H00L0000
arc: A7 F5
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: B4 H01E0101
arc: B5 V02S0501
arc: B6 V02N0501
arc: B7 E1_H02W0301
arc: C0 N1_V02S0401
arc: C1 N1_V02S0601
arc: C2 H00L0000
arc: C4 V02S0201
arc: C5 E1_H02W0601
arc: C6 V02S0201
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 H00R0000
arc: D4 E1_H02W0001
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
arc: S1_V02S0601 F4
arc: V00B0100 F7
arc: V00T0000 F2
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111100000001
word: SLICEA.K1.INIT 1111111100000001
word: SLICED.K0.INIT 0000001010001010
word: SLICED.K1.INIT 0100010011001100
word: SLICEC.K1.INIT 1011010110111111
word: SLICEC.K0.INIT 1100100001000000
word: SLICEB.K0.INIT 0011001000000010
word: SLICEB.K1.INIT 1111111111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R49C33:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 V06S0303
arc: H00L0100 H02W0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E1_H01W0100
arc: A0 F5
arc: A1 H00L0100
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 V02N0301
arc: A7 V02S0101
arc: B0 E1_H01W0100
arc: B1 V00T0000
arc: B3 E1_H02W0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 N1_V02S0701
arc: B7 V00B0100
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 H02W0401
arc: C3 E1_H02W0601
arc: C4 N1_V02S0201
arc: C5 W1_H02E0401
arc: C6 S1_V02N0001
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: D1 H01E0101
arc: D2 W1_H02E0201
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 V00B0000
arc: D6 F2
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0501 F7
arc: V01S0100 F2
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0001101100000000
word: SLICEA.K1.INIT 1111111100000001
word: SLICEC.K0.INIT 0000010010001100
word: SLICED.K0.INIT 0111101001111111
word: SLICEA.K0.INIT 1111000011110001
word: SLICEC.K1.INIT 0000001000010011
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1011000010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R49C34:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 V02S0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: A1 F5
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 H01W0100
arc: B1 Q1
arc: B3 E1_H01W0100
arc: B5 E1_H02W0301
arc: B6 F3
arc: B7 E1_H02W0301
arc: C1 E1_H01W0000
arc: C3 E1_H02W0601
arc: C5 H02W0401
arc: C6 V00T0100
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D3 H02W0201
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q1
arc: V00B0000 F6
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1011010110111111
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 0100000001001100
word: SLICEA.K0.INIT 1100110011001100
word: SLICED.K1.INIT 0110111001111111
word: SLICEC.K1.INIT 0110111001111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 0
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C35:PLC2
arc: E1_H02E0401 V01N0001
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0601 H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0601
arc: A1 V01N0101
arc: A3 V00T0000
arc: A5 V02N0101
arc: B1 V02N0101
arc: B3 V02N0101
arc: B5 V00B0100
arc: C1 H02W0401
arc: C3 H02W0401
arc: C5 H02W0401
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H02W0001
arc: D3 H02W0001
arc: D5 H01W0000
arc: D6 W1_H02E0201
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: N1_V02N0101 F3
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0501 Q7
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q0
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111111111110100
word: SLICEB.K1.INIT 1010101010101000
word: SLICEC.K1.INIT 0000000011111110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R49C36:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 V06S0203
arc: A0 E1_H02W0701
arc: B0 H00R0100
arc: B2 V01N0001
arc: C0 E1_H02W0401
arc: C2 H02E0401
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 H02W0001
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
word: SLICEB.K0.INIT 1111111111000000
word: SLICEA.K0.INIT 1111110111110101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R49C37:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 H01E0001
arc: H00R0000 V02N0601
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 V06S0203
arc: A4 V02N0301
arc: A7 H00R0000
arc: B7 V02N0501
arc: C2 F4
arc: C3 F4
arc: C4 V00B0100
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D3 V02S0001
arc: D4 E1_H01W0100
arc: D6 S1_V02N0401
arc: D7 V01N0001
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V01S0000 Q2
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000001010000
word: SLICED.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R49C38:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: V00B0000 H02E0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: A6 H02W0501
arc: A7 H02E0501
arc: B1 V01N0001
arc: B6 V02N0501
arc: B7 H02E0301
arc: C3 V02S0601
arc: C4 W1_H02E0601
arc: C6 E1_H01E0101
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D3 V02N0201
arc: D4 H02E0001
arc: D6 H01W0000
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0203 F4
arc: S1_V02S0101 F3
arc: V00T0100 F3
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0010001000100000
word: SLICED.K1.INIT 0000010000001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R49C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02W0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: A1 E1_H01E0001
arc: A6 H00L0000
arc: B0 N1_V02S0101
arc: B1 V01N0001
arc: B6 V02N0701
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C4 S1_V02N0001
arc: C6 H02W0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 V00T0100
arc: D4 V02N0401
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: N1_V02N0401 F4
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1110110010100000
word: SLICED.K1.INIT 1111111111111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R49C3:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile R49C40:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: B0 H00R0100
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0301
arc: B4 E1_H02W0101
arc: C0 H02E0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V02S0001
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: LSR1 H02W0501
arc: M7 H00L0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: S1_V02S0701 Q7
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R49C41:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: V00B0100 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 N1_V02S0501
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 E1_H02W0701
arc: A7 V02N0301
arc: B0 V02S0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02W0401
arc: C5 V02S0001
arc: C7 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: D7 W1_H02E0001
arc: E1_H01E0101 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0100
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000010100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R49C42:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 V06S0103
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 H02W0701
arc: A6 V02N0301
arc: A7 H00L0000
arc: B0 H00R0100
arc: B1 E1_H02W0301
arc: B2 H00R0100
arc: B3 E1_H02W0301
arc: B4 V01S0000
arc: B6 W1_H02E0101
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 Q6
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D6 H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F6
arc: LSR0 V00T0100
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0501 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100000010100000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R49C43:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 V01N0101
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V00T0100
arc: A6 V02N0101
arc: B0 H00R0100
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: B6 V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 V02N0001
arc: D4 V02S0401
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R49C44:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0701
arc: V00T0000 V02S0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V02S0101
arc: B0 V00T0000
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02N0101
arc: B4 H02W0101
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 N1_V02S0001
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: N1_V02N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R49C45:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: A2 H02E0501
arc: B0 S1_V02N0301
arc: B2 V02N0101
arc: C0 H02W0601
arc: C2 H00R0100
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 V00B0100
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR1 H02E0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111110011001100
word: SLICEB.K0.INIT 0000000010111000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C46:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601
arc: B0 H02E0301
arc: C0 V02N0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1111111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C47:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: H00R0100 V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00B0000
arc: B0 H00R0100
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 V02N0501
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 H02W0401
arc: C4 S1_V02N0201
arc: C5 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D4 V01N0001
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: N1_V02N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R49C48:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02S0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0701
arc: A4 V00B0000
arc: A7 V02S0301
arc: B0 H00R0100
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02W0101
arc: B7 N1_V01S0000
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: D7 F0
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M6 H02E0401
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111011110100
word: SLICED.K0.INIT 1111000011110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R49C49:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 V01N0101
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V02S0301
arc: A6 N1_V02S0101
arc: B0 H00R0100
arc: B1 H02E0101
arc: B2 W1_H02E0101
arc: B3 V02N0101
arc: B4 E1_H02W0101
arc: B6 V02N0501
arc: C0 V02N0601
arc: C1 N1_V02S0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: CE3 V02S0601
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D6 V02N0401
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: LSR1 W1_H02E0501
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110111011001100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R49C50:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: B0 H00R0100
arc: B1 W1_H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00R0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R49C51:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: B0 H02E0101
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02E0401
arc: C3 E1_H02W0601
arc: C4 V02S0001
arc: C5 N1_V02S0001
arc: CE1 H00L0100
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N1_V02N0201 Q2
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R49C52:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 N3_V06S0003
arc: W3_H06W0003 N3_V06S0003
arc: A0 N1_V02S0501
arc: A6 H02E0701
arc: B0 V02S0101
arc: B2 H00R0000
arc: B6 H01E0101
arc: C0 V02S0601
arc: C2 H00R0100
arc: C6 V01N0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 N1_V01S0000
arc: D3 V02N0001
arc: D6 N1_V02S0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: M0 V00B0100
arc: M2 V00B0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0001000001010000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C53:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: A4 V02S0101
arc: A5 N1_V02S0301
arc: A6 V02S0301
arc: A7 N1_V02S0301
arc: B1 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 N1_V01S0000
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: C7 V02S0201
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: D5 V00B0000
arc: D6 H00L0100
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0010001000100010
word: SLICEC.K1.INIT 0000000010101010
word: SLICED.K0.INIT 0000000001010101
word: SLICED.K1.INIT 0000010100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R49C54:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 H02E0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H06E0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02S0401
arc: A2 H00L0100
arc: A4 E1_H02W0701
arc: B1 V02S0101
arc: B2 N1_V02S0301
arc: B4 S1_V02N0701
arc: C1 H02E0401
arc: C2 V02N0401
arc: C4 W1_H02E0601
arc: D1 H00R0000
arc: D2 N1_V01S0000
arc: D4 F2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: H01W0100 F1
word: SLICEB.K0.INIT 1000100011000000
word: SLICEC.K0.INIT 0000000001110000
word: SLICEA.K1.INIT 0011111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R49C55:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 W1_H02E0501
arc: B1 W1_H02E0301
arc: C1 N1_V01S0100
arc: D1 S1_V02N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: N1_V02N0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C56:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02W0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0401 H06E0203
arc: S3_V06S0203 H06E0203
arc: V00T0100 V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: B2 H01W0100
arc: C2 N1_V01S0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D2 V00B0100
arc: D3 V00T0100
arc: F2 F5B_SLICE
arc: H01W0100 Q7
arc: M2 H02W0601
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0103 F2
arc: V00B0100 Q5
arc: V01S0000 Q7
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C57:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02N0301
arc: H00L0100 H02E0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 V01N0001
arc: V00B0100 V02N0101
arc: V00T0100 H02E0301
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A3 V00T0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 H02E0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 N1_V01N0001
arc: C6 H02E0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V00T0100
arc: D3 V02N0201
arc: D6 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: V00B0000 F6
arc: V00T0000 Q0
arc: V01S0000 F6
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 0011110011110000
word: SLICEA.K0.INIT 0111111110000000
word: SLICED.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R49C58:PLC2
arc: E1_H02E0601 V02N0601
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 N3_V06S0003
arc: V00B0100 H02W0701
arc: V00T0100 W1_H02E0101
arc: A0 V02S0701
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1010111100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C59:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02S0701
arc: A6 H00L0000
arc: B0 H02W0301
arc: B6 V00B0000
arc: C0 H02E0601
arc: C6 V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D6 S1_V02N0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C5:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R49C60:PLC2
arc: E1_H02E0201 V06S0103
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: A6 H00L0000
arc: B0 E1_H02W0301
arc: B6 V00T0000
arc: C0 W1_H02E0601
arc: C2 N1_V01S0100
arc: C6 V02N0001
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V00B0100
arc: D6 H00R0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V00T0000 Q2
arc: V01S0000 F6
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000010000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R49C61:PLC2
arc: H00L0100 H02W0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0100
arc: A1 F7
arc: A7 E1_H01W0000
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B7 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 V00B0100
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICED.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000011100000
word: SLICEA.K1.INIT 1010111010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R49C62:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0201 E1_H01W0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: B0 H01W0100
arc: B1 Q1
arc: C0 V02N0401
arc: C1 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0101 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C63:PLC2
arc: H00L0100 N1_V02S0101
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 H01E0101
arc: V00B0000 H02E0401
arc: W1_H02W0201 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: LSR0 V00B0000
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R49C71:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R49C77:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R49C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R49C83:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R49C89:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R49C8:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R49C95:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R49C9:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R4C116:PLC2
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S1_V02N0301

.tile R4C119:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203

.tile R4C121:PLC2
arc: N1_V02N0701 S1_V02N0701

.tile R4C122:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R4C2:PLC2
arc: W1_H02W0301 V02N0301

.tile R4C3:PLC2
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000

.tile R4C45:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: B1 H02W0101
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0200
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: V01S0000 Q2
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K1.INIT 1101110110001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C46:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V02N0501
arc: H00L0100 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E3_H06W0203
arc: S1_V02S0401 E1_H01W0000
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A7 Q7
arc: C4 Q4
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0200
arc: D4 V02S0401
arc: D7 V02S0401
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 F7
arc: S3_V06S0203 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R4C47:PLC2
arc: H00L0000 W1_H02E0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 H02E0201
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: A2 V00T0000
arc: B2 H02E0101
arc: C2 H00L0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0200
arc: D2 N1_V02S0001
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
word: SLICEB.K0.INIT 1100000011100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C49:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303

.tile R4C51:PLC2
arc: E1_H02E0101 V02N0101
arc: V00T0100 V02S0701
arc: CE1 V02N0201
arc: CLK0 G_HPBX0200
arc: E1_H02E0001 Q2
arc: M2 V00T0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C52:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 S3_V06N0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: CE0 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q7
arc: E1_H02E0301 Q1
arc: M1 H00R0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C53:PLC2
arc: H00R0000 H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 V02N0201
arc: A0 H00R0000
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 V00T0100
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 S1_V02N0301
arc: B3 H01W0100
arc: B4 H00R0000
arc: B6 H02E0301
arc: C0 V02N0601
arc: C1 H02E0401
arc: C2 S1_V02N0601
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 V02S0201
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D1 H02W0201
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 W1_H02E0001
arc: D6 V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: S3_V06S0303 F5
arc: V00T0100 Q3
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0601 Q4
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1101100010001000
word: SLICEA.K1.INIT 1010110010100000
word: SLICEB.K0.INIT 1011100010001000
word: SLICEB.K1.INIT 1100110010100000
word: SLICEC.K0.INIT 1011100010001000
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C54:PLC2
arc: E1_H02E0301 V02N0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: S3_V06S0203 H06W0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 N1_V02S0201

.tile R4C55:PLC2
arc: H00L0000 V02N0001
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: V00B0100 Q7
arc: V01S0000 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C56:PLC2
arc: E1_H02E0501 H01E0101
arc: V00B0000 V02N0201
arc: B2 E1_H01W0100
arc: C2 H02W0601
arc: CLK0 G_HPBX0600
arc: D2 H02E0201
arc: F2 F2_SLICE
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S3_V06S0103 Q2
word: SLICEB.K0.INIT 1100000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R4C57:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0401 V01N0001
arc: V00B0000 V02N0201
arc: W1_H02W0601 V02N0601
arc: A3 H02E0501
arc: B1 Q1
arc: B3 H00R0100
arc: C0 V02N0601
arc: C3 F4
arc: C4 V00T0000
arc: C7 V00T0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02N0201
arc: D3 V00T0100
arc: D4 V02N0601
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR1 V00B0000
arc: M1 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0101 F1
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0001111100001111
word: SLICED.K1.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R4C58:PLC2
arc: E3_H06E0203 H01E0001
arc: S1_V02S0201 H01E0001

.tile R4C64:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C70:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R50C123:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R50C124:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R50C12:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003

.tile R50C13:PLC2
arc: E1_H02E0301 E3_H06W0003

.tile R50C14:PLC2
arc: V00T0100 E1_H02W0301
arc: CLK0 G_HPBX0300
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C15:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 W1_H02E0301
arc: W3_H06W0003 N1_V01S0000

.tile R50C16:PLC2
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: V00B0100 V02S0101
arc: W1_H02W0301 E3_H06W0003
arc: A0 H01E0001
arc: B0 E1_H02W0301
arc: C0 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: M0 V00B0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: V01S0100 F0
word: SLICEA.K0.INIT 0101000111111111
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C17:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V01S0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 E1_H01W0000
arc: V00T0100 V02S0701
arc: A1 E1_H01E0001
arc: A2 V02S0701
arc: A3 F7
arc: A7 Q7
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B7 V00T0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02W0601
arc: C3 N1_V01N0001
arc: C7 V00T0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 Q2
arc: D3 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: M0 V00T0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: S1_V02S0501 Q7
arc: V00T0000 Q2
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1110000011111111
word: SLICED.K1.INIT 0000000011101010
word: SLICEB.K0.INIT 1100010011000000
word: SLICEB.K1.INIT 1011101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C18:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V02N0601
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V02N0601
arc: A3 V02N0701
arc: A4 N1_V02S0301
arc: A6 N1_V02S0301
arc: B3 H00R0000
arc: B4 V02N0501
arc: B6 V02N0501
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: D6 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR0 H02W0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 F0
arc: S1_V02S0401 F6
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0001000100000000
word: SLICEB.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEC.K0.INIT 1000111111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R50C19:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0000 V02N0001
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: A4 F5
arc: A6 H02W0501
arc: B0 V02N0301
arc: B2 N1_V02S0301
arc: B4 H02E0301
arc: B6 V01S0000
arc: C0 H00L0000
arc: C2 H02E0601
arc: C4 V01N0101
arc: C5 H01E0001
arc: C6 V02N0001
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 Q2
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 W1_H02E0001
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H01W0000 F6
arc: H01W0100 F5
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: S1_V02S0701 F5
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0001 F0
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0010000000100010
word: SLICEB.K0.INIT 1100000011001111
word: SLICED.K0.INIT 0110101010101010
word: SLICEA.K0.INIT 0011111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R50C20:PLC2
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0201
arc: H00R0100 V02N0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 N1_V02S0101
arc: V00B0100 N1_V02S0101
arc: W1_H02W0501 H01E0101
arc: A0 F7
arc: A1 E1_H01E0001
arc: A7 E1_H01W0000
arc: B0 H01W0100
arc: B1 N1_V02S0101
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D7 H02E0201
arc: E1_H01E0001 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0201 Q0
arc: V01S0000 Q5
arc: V01S0100 Q5
arc: W1_H02W0701 Q5
word: SLICED.K1.INIT 0101000011111010
word: SLICEA.K0.INIT 0111011111110000
word: SLICEA.K1.INIT 0111111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C21:PLC2
arc: H00R0000 H02E0601
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 H06W0203
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: B0 V00T0000
arc: C0 N1_V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F0
arc: V01S0000 Q0
arc: W1_H02W0201 F0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C22:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: V00T0000 H02W0201
arc: W1_H02W0501 N1_V02S0501
arc: A0 F7
arc: A1 H00L0100
arc: A3 H00L0100
arc: B0 H02W0101
arc: B1 Q1
arc: B2 V02N0101
arc: B3 V02N0101
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C2 H00L0100
arc: C3 H00L0000
arc: C7 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 E1_H02W0201
arc: D1 V01S0100
arc: D2 H02W0201
arc: D3 H02W0201
arc: D7 H02W0201
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0100 F2
arc: M2 V00T0000
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 0011001111110011
word: SLICEB.K1.INIT 1111001111111011
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C23:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: W1_H02W0201 N1_V02S0201
arc: A0 S1_V02N0701
arc: A3 F5
arc: A4 V00T0000
arc: A7 E1_H02W0501
arc: B0 V01N0001
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B6 H02W0101
arc: B7 E1_H02W0301
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 H02W0601
arc: C5 N1_V02S0201
arc: C6 V01N0101
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 F2
arc: D1 N1_V02S0201
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 F2
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 F1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0701 F5
arc: N3_V06N0003 Q0
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 F1
arc: W1_H02W0101 F1
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0100010011110100
word: SLICED.K0.INIT 1111000011111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R50C24:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H01E0001
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 E1_H02W0101
arc: B5 N1_V01S0000
arc: B6 V00T0000
arc: B7 H02E0301
arc: CLK0 G_HPBX0300
arc: E3_H06E0203 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00B0100
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: V01S0000 F4
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R50C25:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: V00B0000 V02S0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: A3 V01N0101
arc: B0 H01W0100
arc: B1 V00B0000
arc: B2 H00R0000
arc: B7 V00T0000
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N3_V06N0303 Q6
arc: S1_V02S0101 F3
arc: V00T0000 F0
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q7
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1111000011111100
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R50C26:PLC2
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0101 V01N0101
arc: C1 H02E0601
arc: CLK0 G_HPBX0300
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C27:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 N3_V06S0303
arc: V00T0100 H02E0301
arc: CLK0 G_HPBX0600
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C28:PLC2
arc: H00L0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q5
arc: LSR0 V00B0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0401 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C29:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 H06W0003

.tile R50C2:PLC2
arc: W1_H02W0101 E1_H02W0001

.tile R50C30:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V06S0203
arc: H00R0000 V02N0401
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02S0101
arc: W1_H02W0001 W3_H06E0003
arc: B0 V02N0301
arc: B2 V02N0101
arc: B3 S1_V02N0101
arc: C0 E1_H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: CLK0 G_HPBX0300
arc: D0 H00R0000
arc: D2 S1_V02N0201
arc: D3 H02W0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R50C31:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 H01E0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 H01E0101
arc: S1_V02S0401 H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 V01N0001
arc: A0 V02N0701
arc: A2 V02N0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 H02E0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: C0 V02S0401
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 V01N0101
arc: CLK0 G_HPBX0300
arc: D0 E1_H02W0201
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D6 V01N0001
arc: D7 V02N0401
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00T0100
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: W1_H02W0101 Q3
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 0011000100100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R50C32:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00R0000 H02W0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0401 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E1_H01W0000
arc: A0 F7
arc: A2 E1_H02W0501
arc: A3 F5
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 H00L0000
arc: A7 V02S0301
arc: B0 V02S0301
arc: B1 V00T0000
arc: B2 V02S0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 F3
arc: C0 F6
arc: C2 V02S0401
arc: C3 H02E0401
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: C6 S1_V02N0201
arc: C7 F4
arc: CLK0 G_HPBX0300
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 E1_H02W0001
arc: D3 V00B0100
arc: D4 N1_V02S0401
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q2
arc: V00T0100 F1
arc: W1_H02W0701 F7
word: SLICEB.K0.INIT 1111111100000001
word: SLICEB.K1.INIT 0000000000000101
word: SLICEC.K1.INIT 0000100000101010
word: SLICEA.K0.INIT 1010101010101011
word: SLICED.K0.INIT 0000010000010101
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1010101010101000
word: SLICEC.K0.INIT 1010001010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R50C33:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 H02E0301
arc: V00B0000 S1_V02N0001
arc: V00T0100 H02W0301
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V06S0303
arc: A0 V02S0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 V00T0100
arc: A6 E1_H02W0501
arc: A7 E1_H02W0501
arc: B0 H02W0301
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C2 W1_H02E0601
arc: C3 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 F4
arc: C6 H02E0401
arc: C7 V02S0201
arc: CLK0 G_HPBX0300
arc: D0 V02N0001
arc: D2 V02S0201
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 F2
arc: D6 H02W0201
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V00T0000 F0
arc: V01S0000 F7
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 0001101100000000
word: SLICED.K0.INIT 0000010010001100
word: SLICED.K1.INIT 0000100001001100
word: SLICEC.K1.INIT 1010101010101000
word: SLICEB.K0.INIT 1110000001000000
word: SLICEA.K0.INIT 0010001000110000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R50C34:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B2 V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q7
arc: E1_H02E0301 Q3
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R50C35:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00L0100 V02S0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 E3_H06W0203
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 N1_V01S0100
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D7 V02N0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V00T0000 Q0
arc: W1_H02W0001 Q0
word: SLICED.K1.INIT 1010101011111111
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R50C36:PLC2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 N3_V06S0303
arc: A0 H02E0501
arc: A2 V00T0000
arc: B0 V00T0000
arc: B2 H02E0101
arc: C0 H02E0401
arc: C2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D2 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M0 H02E0601
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q2
arc: V01S0000 F0
word: SLICEA.K0.INIT 1100100000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010001010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R50C37:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0303 H06E0303
arc: V00T0000 V02S0601
arc: W1_H02W0001 V02S0001
arc: A2 V02S0701
arc: A5 Q5
arc: A7 Q7
arc: B0 H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C38:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: CLK0 G_HPBX0600
arc: LSR1 V00B0100
arc: M1 V01S0100
arc: M3 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N3_V06N0103 Q1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C39:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
arc: A0 H02E0701
arc: A1 V01N0101
arc: A5 V00T0000
arc: B0 V01N0001
arc: B1 N1_V02S0301
arc: B5 E1_H02W0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 V02N0401
arc: C5 H02W0401
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 N1_V02S0201
arc: D5 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: V00T0000 Q2
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R50C3:PLC2
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 E3_H06W0003

.tile R50C40:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 H02W0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 E1_H02W0001
arc: V00T0100 H02E0101
arc: A0 V02S0701
arc: A1 F5
arc: A4 E1_H01W0000
arc: A5 H02W0501
arc: A6 E1_H01W0000
arc: B0 V00B0000
arc: B1 E1_H02W0101
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 H00R0000
arc: B6 V02N0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C5 V02N0001
arc: C6 V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 N1_V01S0000
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D5 V02N0401
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0000 F2
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: V00B0000 F4
arc: V01S0000 F1
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0000010000000000
word: SLICEA.K1.INIT 0000100000000000
word: SLICEA.K0.INIT 0000100000000000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEB.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 1111111100001100
word: SLICED.K0.INIT 0000000000010100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R50C41:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 H01E0001
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 V00B0000
arc: A5 V00B0000
arc: A6 F5
arc: A7 F5
arc: B0 H02W0101
arc: B2 V01N0001
arc: B4 F3
arc: B5 V01S0000
arc: B6 H01E0101
arc: B7 V00T0000
arc: C0 H00L0000
arc: C2 H00R0100
arc: C3 H02E0601
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 H02E0401
arc: C7 V00B0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 F2
arc: D4 H02E0201
arc: D5 V01N0001
arc: D6 F0
arc: D7 F2
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: N1_V02N0301 F3
arc: N3_V06N0203 F4
arc: S1_V02S0601 Q6
arc: V00B0000 Q6
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1010001010101010
word: SLICEA.K1.INIT 1111111110101010
word: SLICEC.K1.INIT 0000000001000000
word: SLICED.K0.INIT 1111111111111110
word: SLICEB.K0.INIT 0000010000000000
word: SLICEC.K0.INIT 1100110011111100
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111111111111110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R50C42:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: A0 V02S0701
arc: A1 S1_V02N0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 W1_H02E0701
arc: A7 H02W0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: V00T0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000100010100000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R50C43:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 V02S0601
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00B0000
arc: B0 H00R0100
arc: B1 E1_H02W0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 S1_V02N0201
arc: C5 V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: V01S0000 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R50C44:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: B0 H00R0100
arc: B1 V00B0000
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 N1_V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R50C45:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V00T0100
arc: A6 S1_V02N0301
arc: A7 N1_V01N0101
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00L0000
arc: B6 E1_H02W0101
arc: B7 H01E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 N1_V02S0001
arc: C6 V01N0101
arc: C7 V02N0001
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: M4 V00B0100
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0601 F6
arc: S1_V02S0601 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1101100000000000
word: SLICED.K1.INIT 1010000011000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R50C46:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02N0301
arc: B0 V02S0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0301
arc: B4 N1_V02S0701
arc: C0 H00R0100
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: CE2 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 H02W0001
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: LSR1 H02W0301
arc: M5 H02E0001
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R50C47:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06W0003
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02N0501
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00T0000
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02S0501
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 S1_V02N0601
arc: C3 N1_V02S0401
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R50C48:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V00T0100
arc: A7 H00L0000
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 N1_V02S0501
arc: B7 H01E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 V02S0001
arc: C7 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100101000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R50C49:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 V02S0301
arc: B0 H00R0100
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 V00B0100
arc: C0 H02W0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 V01S0100
arc: D2 H00R0000
arc: D3 H02E0201
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R50C4:PLC2
arc: W1_H02W0001 E1_H02W0001

.tile R50C50:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: A1 H02W0701
arc: A3 H01E0001
arc: B1 V01N0001
arc: B3 V02N0301
arc: C1 N1_V01S0100
arc: C3 H02W0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
word: SLICEA.K1.INIT 1111111111100100
word: SLICEB.K1.INIT 1111111110101100
word: SLICEA.K0.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R50C51:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0103 H01E0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02E0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0501 N1_V02S0501
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06S0203
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V00T0000
arc: A6 N1_V02S0101
arc: B0 V02S0301
arc: B1 V02S0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 S1_V02N0701
arc: B6 V01S0000
arc: C0 V02S0401
arc: C1 H02W0601
arc: C2 V02N0601
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 N1_V02S0201
arc: C6 H02E0401
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0001 F6
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R50C52:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 V02S0601
arc: A1 E1_H02W0701
arc: B0 E1_H02W0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: CE0 H00R0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111001100110011
word: SLICEA.K1.INIT 1111010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C53:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02N0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02S0401
arc: A0 N1_V02S0501
arc: A6 H00L0000
arc: B6 V02N0501
arc: C2 H02E0401
arc: C6 H01E0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V00B0100
arc: D6 V01N0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0100 Q2
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1010101000000000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R50C54:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V01N0101
arc: B0 H01W0100
arc: C0 H00L0000
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00T0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q1
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C55:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N3_V06N0203 H01E0001
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0501
arc: W1_H02W0701 E1_H01W0100
arc: B0 H01W0100
arc: C0 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H01E0101
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M3 H01W0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C56:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0203 H01E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06E0303
arc: W1_H02W0501 N1_V02S0501
arc: B0 H01W0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0011001111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R50C57:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H02W0601
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: B0 H01W0100
arc: C0 H02E0401
arc: CE0 H02W0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 V00B0000
arc: M3 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0000 Q3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C58:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06W0203
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 W3_H06E0303
arc: A0 H01E0001
arc: A1 F5
arc: A2 V02N0701
arc: A3 F7
arc: A4 N1_V02S0301
arc: A5 S1_V02N0101
arc: B0 H01W0100
arc: B1 V02S0301
arc: B2 H02W0301
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B5 N1_V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 S1_V02N0601
arc: C4 H02W0601
arc: C5 V02N0201
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 F2
arc: D2 V02N0201
arc: D3 N1_V02S0201
arc: D4 H01W0000
arc: D5 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0301 F3
arc: S1_V02S0501 F7
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 0101111111110011
word: SLICEB.K0.INIT 1101110100111111
word: SLICEB.K1.INIT 1000100000000000
word: SLICEA.K1.INIT 1000110000001100
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000100000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C59:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 V01N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A1 H01E0001
arc: A2 S1_V02N0701
arc: A3 F7
arc: A4 V00B0000
arc: B1 H02E0301
arc: B2 V02S0301
arc: B4 V00B0100
arc: C0 H02E0601
arc: C1 F4
arc: C2 V02N0401
arc: C3 N1_V02S0401
arc: C4 V02S0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 F2
arc: D2 V02N0201
arc: D3 H01E0101
arc: D4 H02W0201
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F7
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0111011111001111
word: SLICEC.K0.INIT 1111010100111111
word: SLICEA.K1.INIT 0011000100010001
word: SLICEA.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R50C60:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V02N0201
arc: A2 F7
arc: A3 V02N0701
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: B2 F3
arc: B3 E1_H02W0101
arc: B5 W1_H02E0101
arc: B7 H02E0101
arc: C0 H00L0100
arc: C3 V02N0601
arc: C4 H01E0001
arc: C5 H01E0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 H01E0101
arc: D4 F2
arc: D5 F2
arc: D7 W1_H02E0201
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V01S0000 F7
arc: V01S0100 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0000000011111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0010001010101010
word: SLICEC.K0.INIT 1111111101011111
word: SLICEC.K1.INIT 0011001100010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R50C61:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 E1_H02W0501
arc: W1_H02W0401 V02N0401
arc: A1 V01N0101
arc: A2 F5
arc: A3 F5
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: A6 E1_H01W0000
arc: A7 N1_V01N0101
arc: B1 V02S0301
arc: B2 H00R0100
arc: B4 V02N0701
arc: B5 E1_H02W0101
arc: B6 V00B0100
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V02N0201
arc: C5 V02S0001
arc: C6 V02S0001
arc: D1 V02N0201
arc: D2 V02N0001
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: M0 V00B0000
arc: M2 V00T0000
arc: S1_V02S0701 F7
arc: V00B0000 F6
arc: V00T0000 F0
arc: V01S0100 F7
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1111001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0111011111001111
word: SLICED.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 0101111111110011
word: SLICEC.K1.INIT 1111010100111111
word: SLICEB.K0.INIT 0000000010110011
word: SLICEB.K1.INIT 1010000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R50C62:PLC2
arc: H00R0100 V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 W3_H06E0303
arc: B4 N1_V02S0701
arc: B6 N1_V02S0701
arc: C4 V02N0001
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D4 H02E0201
arc: D6 H02E0001
arc: E1_H01E0101 Q2
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 F4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C63:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 H01E0101

.tile R50C6:PLC2
arc: W1_H02W0001 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003

.tile R50C8:PLC2
arc: E1_H02E0601 E3_H06W0303

.tile R50C9:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: CLK0 G_HPBX0300
arc: M0 H02E0601
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C102:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R51C108:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R51C114:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0103 W3_H06E0103

.tile R51C11:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R51C120:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R51C123:PLC2
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 H06E0103
arc: S3_V06S0103 H06E0103

.tile R51C12:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R51C15:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: S1_V02S0001 H02W0001
arc: W3_H06W0003 E3_H06W0303
arc: CLK0 G_HPBX0300
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C16:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: N1_V02N0201 H06W0103
arc: V00B0100 H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 E1_H02W0401
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R51C17:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06S0203
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: S1_V02S0201 E1_H01W0000
arc: V00T0000 V02N0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H01W0100
arc: A4 F5
arc: B3 V01N0001
arc: B4 F1
arc: B7 N1_V01S0000
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00T0000
arc: C5 V02N0001
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 V02S0401
arc: D5 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W1_H02W0501 F7
word: SLICEC.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1000001000000000
word: SLICED.K1.INIT 1111111111001111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R51C18:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H02E0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0401 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0701
arc: A4 H02W0501
arc: A5 N1_V02S0301
arc: A7 H02W0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H02E0301
arc: B5 V00B0100
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 V00B0100
arc: C7 V00T0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 H00L0100
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N3_V06N0303 F6
arc: S1_V02S0701 F7
arc: V00B0000 Q6
arc: V01S0000 F7
arc: W1_H02W0601 Q6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0011101100000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R51C19:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 N3_V06S0103
arc: A1 H02E0501
arc: A3 V02S0501
arc: A7 W1_H02E0501
arc: B1 W1_H02E0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: B7 V00T0000
arc: C1 V02N0401
arc: C2 W1_H02E0601
arc: C3 V02N0601
arc: C4 V00B0100
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 F0
arc: D4 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 Q2
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: V00T0000 Q2
arc: V01S0100 F4
arc: W1_H02W0001 Q2
arc: W1_H02W0301 F3
word: SLICED.K1.INIT 1000000010001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICEB.K1.INIT 1001111100001111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C20:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 H02E0201
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H02E0001
arc: V00B0000 H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0601 H01E0001
arc: A0 H00L0000
arc: A1 F5
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: B1 H01W0100
arc: B4 N1_V01S0000
arc: B5 W1_H02E0301
arc: C0 F4
arc: C4 V00T0000
arc: C5 H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 H02E0001
arc: D4 W1_H02E0201
arc: D5 V02S0401
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEC.K1.INIT 0011011100110010
word: SLICEC.K0.INIT 1101111100010011
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 0101010111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C21:PLC2
arc: H00L0000 W1_H02E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: W1_H02W0601 N1_V01S0000
arc: B0 H02E0301
arc: C0 H00L0000
arc: C4 H02E0401
arc: C5 E1_H01E0101
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D4 V01N0001
arc: D5 N1_V02S0601
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: V01S0000 Q0
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R51C22:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0101 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V06S0303
arc: A0 H00L0000
arc: B0 E1_H01W0100
arc: C0 V02N0401
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100111110101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R51C23:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0201 H06W0103
arc: W1_H02W0201 N1_V01S0000
arc: A0 H00L0000
arc: A2 V02N0501
arc: B0 E1_H02W0301
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C2 V02N0401
arc: CLK0 G_HPBX0300
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 S1_V02N0201
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F1
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1100000010001000
word: SLICEA.K1.INIT 0000001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R51C24:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: A0 E1_H01E0001
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 F5
arc: A5 V02N0101
arc: A7 V02N0301
arc: B0 W1_H02E0101
arc: B1 V02S0301
arc: B2 S1_V02N0101
arc: B3 H00L0000
arc: B5 V02N0701
arc: B7 V02N0501
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 V02N0601
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 H02E0401
arc: CLK0 G_HPBX0300
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D4 H01W0000
arc: D5 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0401 Q4
arc: V00T0000 Q0
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100101000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R51C25:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02S0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 H01E0001
arc: A5 V02N0101
arc: B0 V02S0101
arc: B2 W1_H02E0301
arc: B5 V02N0701
arc: C0 W1_H02E0601
arc: C5 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 F2
arc: D2 V02N0001
arc: D5 V02N0601
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F2
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111100001100
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R51C26:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: V00B0100 W1_H02E0701
arc: A2 V01N0101
arc: A3 F7
arc: A7 V02N0101
arc: B0 H02E0301
arc: B1 F3
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: C0 W1_H02E0601
arc: C2 S1_V02N0401
arc: C3 N1_V01N0001
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 H01E0101
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0101 F1
arc: V01S0100 F1
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000101
word: SLICEB.K1.INIT 0111111111111111
word: SLICEA.K1.INIT 0011001111111111
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R51C27:PLC2
arc: N1_V02N0601 H01E0001
arc: V00T0000 H02W0201
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 V01S0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0100 Q2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C28:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0301 V06S0003
arc: C0 N1_V01N0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0300
arc: D0 V02N0001
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0100 F7
arc: W1_H02W0201 Q0
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R51C29:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 W3_H06E0103
arc: V00B0100 H02W0701
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C30:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: B0 E1_H01W0100
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0300
arc: D0 H02E0201
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C31:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 V02S0401
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0301
arc: B3 Q3
arc: B6 V02N0701
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: E1_H01E0001 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q5
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C32:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 H06W0303
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 V02N0401
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 V00T0000
arc: B7 V02N0701
arc: C6 H01E0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0300
arc: D6 V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V02N0601 F6
arc: S1_V02S0101 Q1
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q3
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C33:PLC2
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02E0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0103 H06E0103
arc: V00T0100 V02N0701
arc: A0 V02S0501
arc: A3 H02E0701
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V02N0101
arc: B0 F3
arc: B2 N1_V02S0101
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H02E0401
arc: C3 N1_V02S0401
arc: C6 H01E0001
arc: C7 V01N0101
arc: CLK0 G_HPBX0300
arc: D0 N1_V01S0000
arc: D2 H02W0001
arc: D3 V00T0100
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F6
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 1010101010101011
word: SLICEB.K1.INIT 0000000100100011
word: SLICEB.K0.INIT 0000000011001100
word: SLICEC.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1110111001000100
word: SLICED.K1.INIT 0000001100000000
word: SLICED.K0.INIT 0111000101100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C34:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 H01E0101
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H01E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 N1_V02S0301
arc: A0 H02E0701
arc: B0 N1_V02S0301
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1010101010101011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R51C35:PLC2
arc: H00L0100 N1_V02S0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0303 E3_H06W0303
arc: V00T0100 V02S0501
arc: W3_H06W0303 E3_H06W0303
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C36:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 H01E0001
arc: V01S0100 N3_V06S0303
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R51C37:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: N3_V06N0103 H06E0103
arc: V00B0100 V02N0301
arc: C1 H02W0601
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: F1 F1_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M1 H02E0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 Q4
arc: V00T0100 Q1
arc: W1_H02W0301 F1
word: SLICEA.K1.INIT 1111111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R51C38:PLC2
arc: N3_V06N0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: W1_H02W0601 N1_V01S0000
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R51C39:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 V02S0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 V02S0201
arc: A0 H00L0000
arc: B0 E1_H01W0100
arc: C0 W1_H02E0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011011000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R51C3:PLC2
arc: N3_V06N0003 H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 E3_H06W0003

.tile R51C40:PLC2
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H06E0303
arc: V00B0000 H02E0401
arc: A0 F7
arc: A2 H02W0701
arc: A3 E1_H01E0001
arc: A7 N1_V01N0101
arc: B0 F3
arc: B1 V00T0000
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B7 H01E0101
arc: C1 H00L0000
arc: C2 H02W0401
arc: C3 H00R0100
arc: C7 V02S0001
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H02E0001
arc: D2 V01S0100
arc: D3 H00R0000
arc: D7 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0103 F1
arc: V00T0000 F2
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000001010001
word: SLICEB.K1.INIT 0000000000010011
word: SLICEA.K0.INIT 1111111101000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R51C41:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: V00T0000 H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A0 H01E0001
arc: A6 H00L0000
arc: B0 H01W0100
arc: B6 N1_V01S0000
arc: C0 N1_V01S0100
arc: C6 H01E0001
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D6 V02S0601
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0010000001000100
word: SLICED.K0.INIT 0001000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C42:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: S1_V02S0101 N1_V02S0001
arc: V00B0000 E1_H02W0601
arc: W1_H02W0201 V06S0103
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 W1_H02E0701
arc: B0 N1_V02S0101
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H00R0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V01N0101
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: N1_V02N0201 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C43:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: V00B0000 H02E0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 S1_V02N0301
arc: B0 V00B0000
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: N1_V01N0101 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R51C44:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H02E0601
arc: V00B0000 H02E0601
arc: V00T0100 H02E0301
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V02S0301
arc: A6 H00L0000
arc: B0 W1_H02E0101
arc: B1 W1_H02E0301
arc: B2 H00R0100
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B6 V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 H02E0401
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: D6 H02E0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: LSR1 W1_H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010110000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C45:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 E1_H01W0000
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V02S0301
arc: B0 H00R0100
arc: B1 S1_V02N0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: C0 V02N0601
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 N1_V02S0201
arc: C5 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: N1_V01N0101 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R51C46:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 W1_H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 S1_V02N0301
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V02S0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02W0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 H02W0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R51C47:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V02S0301
arc: A6 H00L0000
arc: B0 V01N0001
arc: B1 V02N0101
arc: B2 H00R0100
arc: B3 H02E0301
arc: B4 H02W0301
arc: B6 H01E0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 N1_V02S0201
arc: C6 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: D6 H02E0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: LSR1 V00B0100
arc: N1_V02N0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010000011000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C48:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 H02W0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H02W0401
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02W0501
arc: V00T0000 N1_V02S0401
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 N1_V02S0101
arc: A6 H00L0000
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 V02S0501
arc: B6 V00T0000
arc: C0 V02N0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 V02N0601
arc: C4 N1_V02S0201
arc: C5 V02N0001
arc: C6 H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: D6 V01N0001
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: LSR1 H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110000000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C49:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H02W0601
arc: S1_V02S0301 W1_H02E0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02N0101
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 S1_V02N0301
arc: B3 H02E0101
arc: B4 H00R0000
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 V00T0100
arc: D4 V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R51C4:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W3_H06W0203 E1_H01W0000

.tile R51C50:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 V06S0003
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0601 V02S0601
arc: A0 H02E0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V02N0101
arc: A6 V02N0301
arc: B0 H00R0100
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B6 N1_V02S0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 W1_H02E0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 V00T0100
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02S0601
arc: D6 H02E0201
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: N1_V01N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110001000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C51:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V06S0303
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0000
arc: B0 V02N0101
arc: B1 W1_H02E0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: C0 H02E0401
arc: C1 S1_V02N0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: N1_V01N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R51C52:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 W1_H02E0601
arc: W1_H02W0001 N1_V02S0001
arc: B0 H02E0101
arc: C0 H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C53:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 N1_V02S0401
arc: A0 V02S0701
arc: A1 V02S0701
arc: A3 V00B0000
arc: B0 V00T0000
arc: B1 W1_H02E0101
arc: B3 H01W0100
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 N1_V01S0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 W1_H02E0001
arc: D3 V00T0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00T0100 Q1
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C54:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06E0003
arc: V00B0100 V02N0301
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: A0 E1_H02W0701
arc: A6 H00L0000
arc: B0 E1_H02W0301
arc: B2 H02W0301
arc: B6 V00T0000
arc: C0 H02W0601
arc: C2 W1_H02E0401
arc: C6 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D6 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F6
arc: V00T0000 Q0
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000010000000
word: SLICEB.K0.INIT 1100000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1

.tile R51C55:PLC2
arc: H00L0000 E1_H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: V00B0000 E1_H02W0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 V02S0601
arc: B0 V01N0001
arc: C0 H00L0100
arc: CE0 H00L0000
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H00R0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q7
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C56:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: H00R0100 H02W0501
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0601 H06E0303
arc: V00B0100 V02S0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V01S0100
arc: B0 S1_V02N0301
arc: C0 E1_H01W0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C57:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 W3_H06E0003
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02S0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: A0 E1_H01E0001
arc: A6 V00T0100
arc: B0 H02E0301
arc: B6 V00T0000
arc: C0 H02E0601
arc: C3 H02W0601
arc: C6 E1_H02W0601
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D3 N1_V01S0000
arc: D6 H02W0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: V00T0100 Q3
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R51C58:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 W3_H06E0303
arc: A2 S1_V02N0501
arc: B2 W1_H02E0301
arc: C2 V02S0601
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D2 H02E0001
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEB.K0.INIT 0000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C59:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: H00L0100 W1_H02E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02S0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: A0 F5
arc: A1 F5
arc: A3 V02N0501
arc: A5 N1_V02S0301
arc: A7 F5
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02S0301
arc: B3 N1_V02S0301
arc: B4 V02S0701
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 V00T0100
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 S1_V02N0001
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H00R0100 F7
arc: H01W0000 F0
arc: H01W0100 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0401 Q4
arc: S1_V02S0701 F5
arc: V01S0100 F3
word: SLICEC.K1.INIT 0000000010101010
word: SLICEB.K1.INIT 0111011111001111
word: SLICEB.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0111011100000000
word: SLICEA.K1.INIT 0000011100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C5:PLC2
arc: H01W0000 E3_H06W0103

.tile R51C60:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 H02W0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 W3_H06E0103
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02E0701
arc: A6 E1_H02W0501
arc: B1 Q1
arc: B2 H02E0101
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 V02S0501
arc: B6 V01S0000
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D2 F0
arc: D3 F0
arc: D5 H02E0201
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 W1_H02E0601
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0701 Q5
arc: V00B0000 F6
word: SLICEC.K0.INIT 1000000010000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0011111111011101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111010100111111
word: SLICEB.K0.INIT 1011101010011000
word: SLICEB.K1.INIT 1111111011011100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R51C61:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: V00B0000 W1_H02E0601
arc: A3 H02W0701
arc: A4 V02N0301
arc: A6 W1_H02E0701
arc: A7 V02N0301
arc: B5 V02S0501
arc: C0 V02S0401
arc: C3 N1_V01S0100
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D3 W1_H02E0201
arc: D4 F0
arc: D5 F0
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H00R0100 F7
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 H02E0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F0
arc: V01S0100 Q4
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C62:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0701 H02E0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: A0 H01E0001
arc: B5 V02N0701
arc: B6 V02N0701
arc: C0 V02N0401
arc: C5 H01E0001
arc: C6 V02S0201
arc: CE1 H00L0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D5 H02E0201
arc: D6 V02S0601
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H00R0000 F6
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M3 H02W0201
arc: M5 H02E0001
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: W1_H02W0501 Q7
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C63:PLC2
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301

.tile R51C64:PLC2
arc: W1_H02W0501 V02N0501

.tile R51C66:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R51C6:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R51C72:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R51C75:PLC2
arc: N3_V06N0203 H06E0203

.tile R51C78:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R51C84:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R51C90:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R51C96:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R51C9:PLC2
arc: H00L0000 V02S0001
arc: S1_V02S0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: CLK0 G_HPBX0300
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C15:PLC2
arc: V00B0000 V02S0001
arc: CLK0 G_HPBX0300
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C16:PLC2
arc: E1_H02E0301 S1_V02N0301

.tile R52C17:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0401 E1_H01W0000
arc: A2 V00T0000
arc: C2 E1_H01W0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q0
arc: N1_V02N0201 F2
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0101111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R52C18:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: H00R0100 V02S0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: V00T0000 H02E0201
arc: A0 H01E0001
arc: A2 V00T0000
arc: B0 V00T0000
arc: B1 Q1
arc: B3 H01W0100
arc: C0 H00L0100
arc: C2 H00L0100
arc: C3 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H02E0201
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 F0
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 0101101011110000
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R52C19:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 H02E0201
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 S1_V02N0501
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 V00B0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 W1_H02E0101
arc: B5 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 V00B0100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R52C20:PLC2
arc: E1_H02E0601 H01E0001
arc: H00L0000 H02E0001
arc: V00B0000 V02S0001
arc: A2 V00T0000
arc: B0 V00B0000
arc: B1 H02E0301
arc: C0 H02W0401
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V02S0001
arc: D2 V02S0001
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C21:PLC2
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: B1 H02E0301
arc: C0 H00L0100
arc: C1 H02E0601
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C22:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0000
arc: B0 V02S0101
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0300
arc: D0 H02W0001
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1100000010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C23:PLC2
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02S0201
arc: W1_H02W0001 N1_V02S0001
arc: A5 Q5
arc: A7 Q7
arc: B0 N1_V02S0301
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0300
arc: E1_H01E0101 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V01S0000 Q6
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R52C24:PLC2
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H01W0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0300
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q6
arc: N1_V02N0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R52C25:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0300
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R52C26:PLC2
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: V00B0100 V02S0101
arc: W1_H02W0501 N1_V01S0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0300
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICED.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000000000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R52C27:PLC2
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 N1_V02S0101
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C28:PLC2
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 N3_V06S0303

.tile R52C2:PLC2
arc: C3 E1_H02W0601
arc: F3 F3_SLICE
arc: V01S0100 F3
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R52C30:PLC2
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103

.tile R52C31:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0701 N1_V01S0100

.tile R52C32:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100

.tile R52C33:PLC2
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: V00T0000 H02W0201
arc: B0 H02E0101
arc: B1 H02E0301
arc: C0 H00L0100
arc: C1 H00L0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: M0 V00T0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R52C34:PLC2
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N3_V06S0303

.tile R52C36:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0701 E1_H01W0100
arc: A2 V02N0701
arc: B2 V01N0001
arc: C2 V02N0401
arc: D2 S1_V02N0001
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R52C37:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: A2 V01N0101
arc: A4 V02N0101
arc: B2 V01N0001
arc: B4 V00B0100
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 S1_V02N0001
arc: D3 H02W0201
arc: D4 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H02E0001 F2
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 F3
arc: V00T0100 F3
arc: V01S0100 F3
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R52C38:PLC2
arc: V00T0000 H02E0001
arc: W1_H02W0201 N1_V02S0201
arc: A0 H01E0001
arc: A1 H01E0001
arc: A3 V01N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 V01N0001
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 H02E0601
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 F1
arc: M2 V00T0000
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000010000
word: SLICEA.K1.INIT 1110111111111111
word: SLICEA.K0.INIT 0001000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R52C3:PLC2
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0301 V02S0301

.tile R52C40:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 N1_V01S0000

.tile R52C41:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: B0 V00T0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 Q1
arc: N3_V06N0103 Q2
arc: V00T0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0101101010101010
word: SLICEB.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C42:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: H00L0100 V02S0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 V02S0101
arc: W1_H02W0101 V02S0101
arc: A0 H01E0001
arc: B0 H02E0301
arc: C0 N1_V01N0001
arc: C3 V02N0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 Q2
arc: D3 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V00T0100 F3
arc: W1_H02W0301 F3
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C43:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V02N0301
arc: B0 H02E0101
arc: B1 H00R0100
arc: B2 H02E0101
arc: B3 H00R0100
arc: B4 H00R0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R52C44:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: W1_H02W0401 N3_V06S0203

.tile R52C45:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N3_V06S0303
arc: V00T0100 S1_V02N0501
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R52C46:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: V00B0100 H02W0701
arc: A2 V02S0701
arc: B0 V02S0301
arc: B2 E1_H01W0100
arc: C0 N1_V01N0001
arc: C2 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 H02E0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C47:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 N1_V02S0701
arc: B0 V02S0301
arc: C0 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C48:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 H02E0601
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0501 N3_V06S0303
arc: A0 H02W0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00T0100
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 H02E0101
arc: B3 H00L0000
arc: B4 N1_V02S0501
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02E0301
arc: N1_V01N0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R52C49:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 H02W0201
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 H02W0601
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A2 E1_H02W0501
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: B0 W1_H02E0101
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: C0 H00R0100
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R52C4:PLC2
arc: W3_H06W0303 S3_V06N0303
arc: D4 S1_V02N0601
arc: F4 F4_SLICE
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R52C50:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H01E0101
arc: S1_V02S0101 N3_V06S0103
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 H02E0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 V00T0100
arc: B0 H02E0101
arc: B1 N1_V02S0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: C0 H00R0100
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 V02S0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: N1_V01N0101 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R52C51:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203

.tile R52C52:PLC2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: W1_H02W0101 V06S0103
arc: W3_H06W0103 V06S0103

.tile R52C53:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: S1_V02S0201 E1_H01W0000
arc: V00B0100 V02N0301
arc: A0 H00L0000
arc: A3 H00L0100
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 H00L0000
arc: B6 V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 E1_H01W0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V02N0001
arc: D6 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: S1_V02S0601 F6
arc: V00B0000 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICED.K0.INIT 1111111100110011
word: SLICEA.K0.INIT 0110101010101010
word: SLICEA.K1.INIT 0011110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C54:PLC2
arc: E1_H02E0001 V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 W3_H06E0103
arc: C2 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 H00R0000
arc: E1_H02E0201 Q2
arc: F2 F2_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R52C55:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: N1_V02N0601 H02W0601
arc: V00B0000 W1_H02E0601
arc: W1_H02W0601 V02S0601
arc: A0 V02S0701
arc: A7 H00L0000
arc: B0 V02N0101
arc: B7 V00B0000
arc: C0 N1_V02S0601
arc: C7 N1_V02S0001
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C56:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 H06E0103
arc: N3_V06N0203 E1_H01W0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 N3_V06S0303
arc: C0 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R52C57:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 H02W0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02E0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 N1_V02S0301
arc: A0 F7
arc: A7 H00L0000
arc: B7 V02S0701
arc: C0 H02E0401
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C58:PLC2
arc: H00L0100 E1_H02W0101
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: W1_H02W0001 N1_V02S0001
arc: A0 N1_V02S0701
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 E1_H01W0100
arc: B2 S1_V02N0101
arc: B6 N1_V02S0501
arc: C2 N1_V02S0401
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 H00L0000
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D2 V00B0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M1 H00L0100
arc: M2 H02W0601
arc: M4 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0601 Q4
word: SLICEA.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1000000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C59:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 H02W0101
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: V00B0000 E1_H02W0601
arc: V00T0000 E1_H02W0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 F7
arc: A1 F7
arc: A2 V00B0000
arc: A6 F7
arc: B1 E1_H02W0301
arc: B2 E1_H02W0101
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 V02S0501
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 S1_V02N0201
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 H02W0001
arc: D3 H02W0201
arc: D4 H01W0000
arc: D5 N1_V02S0401
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0701 Q5
arc: V00T0100 F3
arc: V01S0000 F7
arc: W1_H02W0101 Q1
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1111001101011111
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0101111100000000
word: SLICEA.K1.INIT 0000011100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R52C60:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E3_H06W0103
arc: H00L0100 H02E0301
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: A2 H02E0501
arc: A5 H02W0701
arc: B4 N1_V02S0701
arc: B5 H02E0301
arc: C2 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 V00T0100
arc: D4 H00L0100
arc: E1_H01E0101 Q2
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: W1_H02W0601 Q6
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1000000010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C61:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W1_H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V02S0701
arc: A3 N1_V02S0501
arc: A4 W1_H02E0501
arc: B6 N1_V02S0701
arc: C3 V02S0401
arc: C4 V00B0100
arc: C6 W1_H02E0401
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D3 V00B0100
arc: D4 V02S0401
arc: D6 H00R0100
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: W1_H02W0001 Q2
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C62:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: W1_H02W0001 S1_V02N0001
arc: A0 H02E0701
arc: B5 N1_V02S0501
arc: B6 N1_V02S0501
arc: C0 S1_V02N0401
arc: C5 S1_V02N0201
arc: C6 S1_V02N0201
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H00R0000 F6
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M3 W1_H02E0201
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C63:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: W1_H02W0301 N1_V02S0301

.tile R52C64:PLC2
arc: N1_V02N0501 H06E0303

.tile R52C66:PLC2
arc: W3_H06W0103 E1_H01W0100

.tile R52C67:PLC2
arc: H01W0100 W3_H06E0303

.tile R52C9:PLC2
arc: S1_V02S0601 E3_H06W0303

.tile R53C102:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R53C108:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R53C114:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R53C119:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R53C120:PLC2
arc: E1_H02E0201 W3_H06E0103

.tile R53C122:PLC2
arc: E3_H06E0103 W1_H02E0201

.tile R53C123:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: S3_V06S0103 N3_V06S0003

.tile R53C124:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: D4 V02N0401
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
arc: N3_V06N0203 F4
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R53C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R53C17:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R53C18:PLC2
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100

.tile R53C19:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R53C23:PLC2
arc: V00B0000 N1_V02S0201
arc: CLK0 G_HPBX0300
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C24:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: CLK0 G_HPBX0600
arc: LSR0 H02W0501
arc: M5 H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 0
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C25:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 V01N0101

.tile R53C26:PLC2
arc: N1_V02N0401 N1_V01S0000

.tile R53C27:PLC2
arc: H00R0000 V02S0601
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: A7 E1_H01W0000
arc: B2 E1_H01W0100
arc: B7 V00B0100
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V01S0100
arc: D3 H00R0000
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H02E0301 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: V00T0100 F3
arc: V01S0100 F7
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1111110011111111
word: SLICEB.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R53C28:PLC2
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: W1_H02W0401 Q4
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C29:PLC2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R53C2:PLC2
arc: W1_H02W0101 N1_V01S0100

.tile R53C30:PLC2
arc: E3_H06E0003 V06S0003
arc: N3_V06N0103 H06E0103
arc: W1_H02W0301 V06S0003

.tile R53C31:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R53C33:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R53C34:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N3_V06N0303 H06E0303

.tile R53C36:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A0 E1_H01E0001
arc: A2 V02S0701
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0600
arc: E1_H02E0101 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C37:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: N3_V06N0303 W3_H06E0303
arc: V00B0100 V02S0101
arc: W1_H02W0501 N1_V01S0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C38:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C3:PLC2
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H02W0601
arc: W1_H02W0301 N1_V02S0301

.tile R53C40:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R53C41:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R53C42:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601

.tile R53C43:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 N3_V06S0303

.tile R53C44:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 N3_V06S0303

.tile R53C45:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003

.tile R53C46:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0003 E1_H01W0000
arc: W3_H06W0003 N3_V06S0003

.tile R53C47:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 N1_V01S0100
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R53C48:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501

.tile R53C49:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301

.tile R53C4:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R53C50:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H06E0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 V02N0501

.tile R53C51:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 E1_H02W0601

.tile R53C53:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: V00T0000 V02S0601
arc: W1_H02W0601 W3_H06E0303
arc: C2 H00L0100
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D2 Q2
arc: D3 V01S0100
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: LSR0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: V01S0100 Q3
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C54:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203

.tile R53C55:PLC2
arc: N1_V02N0101 H02E0101

.tile R53C56:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003

.tile R53C57:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R53C58:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R53C59:PLC2
arc: N1_V02N0001 N1_V01S0000

.tile R53C5:PLC2
arc: CLK0 G_HPBX0300
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: W1_H02W0601 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C60:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0101 N1_V01S0100

.tile R53C66:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R53C72:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R53C78:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R53C7:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: W1_H02W0401 E1_H01W0000

.tile R53C84:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R53C8:PLC2
arc: H00R0000 H02W0601
arc: CLK0 G_HPBX0300
arc: H01W0000 Q7
arc: M7 H00R0000
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C90:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R53C96:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R53C9:PLC2
arc: V00T0000 V02S0601
arc: W1_H02W0601 N1_V02S0601
arc: CLK0 G_HPBX0300
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C124:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003

.tile R54C16:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R54C19:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R54C22:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R54C25:PLC2
arc: N1_V01N0101 N3_V06S0203

.tile R54C33:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R54C36:PLC2
arc: N1_V02N0001 N1_V01S0000

.tile R54C37:PLC2
arc: N1_V02N0001 N1_V01S0000

.tile R54C3:PLC2
arc: H00R0000 V02S0401
arc: CLK0 G_HPBX0300
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C43:PLC2
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303

.tile R54C45:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R54C47:PLC2
arc: N1_V02N0001 S1_V02N0001

.tile R54C48:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R54C49:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0501 E1_H02W0501

.tile R54C4:PLC2
arc: N1_V02N0601 E1_H02W0601

.tile R54C50:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501

.tile R54C51:PLC2
arc: N1_V02N0501 W1_H02E0501
arc: W1_H02W0501 N3_V06S0303

.tile R54C58:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103

.tile R54C59:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203

.tile R54C60:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203

.tile R54C61:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103

.tile R54C62:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203

.tile R54C6:PLC2
arc: S1_V02S0401 H06W0203
arc: W1_H02W0601 N3_V06S0303

.tile R54C9:PLC2
arc: H00L0000 V02S0201
arc: CLK0 G_HPBX0300
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C124:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R55C15:PLC2
arc: W3_H06W0003 N3_V06S0003

.tile R55C2:PLC2
arc: H00L0000 H02E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: CE0 H00L0000
arc: CLK0 G_HPBX0400
arc: M0 H02W0601
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C3:PLC2
arc: H00R0000 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: W1_H02W0701 N3_V06S0203
arc: CLK0 G_HPBX0300
arc: M1 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q1
arc: W1_H02W0601 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C56:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R55C6:PLC2
arc: V00T0000 V02S0401
arc: CLK0 G_HPBX0300
arc: M2 V00B0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0001 Q2
arc: V00B0000 Q4
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C9:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R56C102:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R56C108:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R56C114:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R56C120:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203

.tile R56C122:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0203 W1_H02E0401

.tile R56C123:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203

.tile R56C124:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003

.tile R56C2:PLC2
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H01W0100

.tile R56C30:PLC2
arc: E3_H06E0003 N3_V06S0003

.tile R56C33:PLC2
arc: N1_V02N0301 H06E0003

.tile R56C36:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R56C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0101
arc: W1_H02W0501 E1_H02W0501
arc: CE1 H02W0101
arc: CLK0 G_HPBX0400
arc: H01W0100 Q2
arc: M2 V00B0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C42:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R56C46:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R56C47:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R56C48:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R56C49:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R56C4:PLC2
arc: E1_H02E0101 V06S0103
arc: W1_H02W0101 V06S0103

.tile R56C52:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R56C54:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R56C5:PLC2
arc: W1_H02W0501 E1_H01W0100

.tile R56C60:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R56C62:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R56C66:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R56C6:PLC2
arc: V00B0000 V02S0001
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0400
arc: H01W0100 Q0
arc: M0 V00B0000
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C72:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R56C78:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R56C84:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R56C90:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R56C96:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R57C123:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103

.tile R57C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0201 V01N0001

.tile R57C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R59C119:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R59C123:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R59C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R5C116:PLC2
arc: N1_V02N0601 S3_V06N0303

.tile R5C11:PLC2
arc: E1_H01E0001 E3_H06W0003

.tile R5C12:PLC2
arc: N1_V02N0401 H01E0001

.tile R5C17:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R5C23:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R5C29:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R5C2:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R5C35:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R5C41:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R5C45:PLC2
arc: E1_H02E0201 N1_V01S0000

.tile R5C46:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 V01N0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 Q4
arc: C6 Q6
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0601 F6
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0000 F0
arc: V01S0100 Q1
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1010101000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C47:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 E3_H06W0103
arc: W1_H02W0001 N1_V01S0000
arc: W3_H06W0203 E3_H06W0103

.tile R5C48:PLC2
arc: N1_V02N0501 W1_H02E0501
arc: W1_H02W0101 E1_H02W0001

.tile R5C49:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R5C50:PLC2
arc: C0 E1_H02W0401
arc: D0 N1_V02S0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: H01W0100 F0
arc: S3_V06S0003 F0
arc: W1_H02W0001 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R5C51:PLC2
arc: E1_H02E0501 H01E0101
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H01E0101

.tile R5C52:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: W1_H02W0401 V02S0401

.tile R5C53:PLC2
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0501
arc: A0 H00L0100
arc: B0 V02N0101
arc: C0 H00L0000
arc: C2 H02E0401
arc: C5 V01N0101
arc: CE0 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0200
arc: D0 V01S0100
arc: D2 V02N0201
arc: D5 V02N0401
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q7
arc: LSR1 H02E0501
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V01S0100 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1101100010001000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C54:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N1_V01S0100

.tile R5C55:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: B6 N1_V01S0000
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D6 W1_H02E0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R5C56:PLC2
arc: N1_V02N0201 H06E0103

.tile R5C57:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: B1 Q1
arc: CLK0 G_HPBX0200
arc: D1 E1_H02W0201
arc: E1_H02E0301 F1
arc: F1 F1_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00T0100 Q1
word: SLICEA.K1.INIT 1111111111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R5C58:PLC2
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R5C59:PLC2
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 S1_V02N0601

.tile R60C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R61C2:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R61C3:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R62C123:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R62C124:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R62C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R62C46:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R62C49:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R62C52:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R63C123:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R63C3:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R63C4:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R64C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R64C46:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R64C49:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R64C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R64C52:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R65C119:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R65C123:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R65C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R66C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R67C2:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R67C3:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R68C123:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R68C124:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R68C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R68C46:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R68C49:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R68C52:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R69C123:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R69C3:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R69C4:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R6C116:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003

.tile R6C119:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103

.tile R6C121:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R6C3:PLC2
arc: N1_V02N0001 S1_V02N0001

.tile R6C45:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R6C46:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0201
arc: V00T0100 V02S0501
arc: A0 V02S0701
arc: A2 V00B0000
arc: A3 V02S0701
arc: B0 V00B0000
arc: B1 E1_H01W0100
arc: B2 V02S0301
arc: B3 S1_V02N0101
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 N1_V02S0401
arc: C5 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D5 H00R0100
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0001 Q2
arc: S1_V02S0501 F5
arc: S3_V06S0103 F1
arc: V01S0000 Q0
word: SLICEB.K1.INIT 1110010010100000
word: SLICEB.K0.INIT 1110001011000000
word: SLICEA.K0.INIT 1110010010100000
word: SLICEA.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C47:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: N1_V02N0401 H02E0401
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: H01W0100 Q5
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0501 Q7
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C48:PLC2
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203

.tile R6C49:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N3_V06N0203 S3_V06N0103

.tile R6C51:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 S1_V02N0601

.tile R6C52:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02N0301
arc: N1_V02N0401 W3_H06E0203
arc: CE1 H02E0101
arc: CLK0 G_HPBX0200
arc: E1_H02E0001 Q2
arc: M2 H02E0601
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C53:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: A5 Q5
arc: C0 H02W0401
arc: C2 N1_V01N0001
arc: C3 H02W0401
arc: C4 H02W0401
arc: C6 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D2 H00R0000
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 H01W0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: M0 H02W0601
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: S1_V02S0001 F0
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V01S0000 F6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R6C54:PLC2
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101

.tile R71C119:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R71C123:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R71C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R72C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R73C124:PLC2
arc: C0 H02W0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R73C2:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R73C3:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R74C123:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203

.tile R74C124:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R74C3:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R74C46:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R74C49:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R74C52:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R75C123:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R75C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R75C4:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R76C3:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R76C46:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R76C49:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R76C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R76C52:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R77C119:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R77C123:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R77C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R78C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R79C2:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R79C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R7C2:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R7C3:PLC2
arc: S1_V02S0201 W1_H02E0201

.tile R7C46:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: A0 V02S0701
arc: A5 E1_H01W0000
arc: B0 V00B0000
arc: C0 V02N0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0200
arc: D0 N1_V01S0000
arc: D4 E1_H01W0100
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1110101001000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C47:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0000 S1_V02N0601
arc: V00B0000 V02N0201
arc: CE0 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: M1 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C48:PLC2
arc: W1_H02W0401 S1_V02N0401

.tile R7C51:PLC2
arc: H00R0100 N1_V02S0501
arc: V00B0100 S1_V02N0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0200
arc: E1_H02E0601 Q6
arc: M6 V00B0100
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C52:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 H02W0701

.tile R7C53:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V02S0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0701 V02N0701
arc: A0 V01N0101
arc: A1 S1_V02N0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C5 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D1 V02N0201
arc: D5 V02S0401
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: S3_V06S0303 F5
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1011100010001000
word: SLICEA.K1.INIT 1110001011000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C54:PLC2
arc: H00L0100 W1_H02E0301
arc: N1_V02N0601 H01E0001
arc: V00T0100 V02N0501
arc: A0 H01E0001
arc: B0 V02N0101
arc: C0 H00L0100
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0200
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1010110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C59:PLC2
arc: N1_V02N0601 S3_V06N0303

.tile R80C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R80C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R80C3:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100

.tile R80C46:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R80C49:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R80C52:PLC2
arc: N3_V06N0003 S1_V02N0301

.tile R81C123:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R81C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R81C4:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R83C119:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R83C123:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V06S0203

.tile R83C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R83C3:PLC2
arc: W1_H02W0701 V06S0203

.tile R84C123:PLC2
arc: E1_H02E0001 V06S0003

.tile R84C124:PLC2
arc: V01S0100 N3_V06S0303

.tile R85C124:PLC2
arc: E1_H02E0701 N1_V01S0100

.tile R85C2:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R85C3:PLC2
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303

.tile R86C10:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R86C123:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103

.tile R86C124:PLC2
arc: E1_H02E0701 V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203

.tile R86C16:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R86C22:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R86C28:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R86C2:PLC2
arc: W1_H02W0701 V02S0701

.tile R86C34:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R86C3:PLC2
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0201 N1_V01S0000

.tile R86C40:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R86C46:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0203 S1_V02N0401

.tile R86C49:PLC2
arc: N3_V06N0303 H06E0303

.tile R86C4:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R87C123:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile R87C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R87C4:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R88C10:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103

.tile R88C123:PLC2
arc: E1_H02E0301 V02S0301

.tile R88C124:PLC2
arc: E1_H02E0701 N1_V02S0701

.tile R88C16:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R88C22:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R88C28:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R88C34:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R88C3:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 N1_V02S0501

.tile R88C40:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R88C46:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303

.tile R88C49:PLC2
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 S3_V06N0303

.tile R88C4:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R88C52:PLC2
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R89C123:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: S1_V02S0301 N1_V02S0301

.tile R89C124:PLC2
arc: E1_H02E0501 V06S0303

.tile R8C116:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R8C117:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R8C120:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R8C122:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R8C12:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R8C15:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R8C21:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R8C27:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R8C33:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R8C39:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R8C3:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: D3 V02S0201
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R8C45:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0301 S3_V06N0003
arc: V01S0000 N3_V06S0103

.tile R8C46:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 V02N0501
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 E1_H01E0001
arc: B0 H02W0301
arc: B1 V00T0000
arc: B2 S1_V02N0301
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 N1_V01S0000
arc: D1 H02W0201
arc: D2 H02W0201
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: V00T0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1110101001000000
word: SLICEA.K1.INIT 1101100010001000
word: SLICEB.K0.INIT 1010110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C47:PLC2
arc: N1_V02N0201 H01E0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201

.tile R8C48:PLC2
arc: N1_V02N0201 H02W0201
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103

.tile R8C49:PLC2
arc: E1_H02E0601 V01N0001
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0103 N3_V06S0103

.tile R8C50:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0200
arc: E1_H02E0201 Q0
arc: M0 H02E0601
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C51:PLC2
arc: N1_V02N0601 V01N0001

.tile R8C52:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 W3_H06E0203
arc: H00R0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: A0 V02N0701
arc: B0 V02N0301
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V02S0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1100110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C53:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: H00L0100 H02E0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H02W0201
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0501 V02N0501
arc: A0 H01E0001
arc: A1 H00L0100
arc: B0 H02E0101
arc: B1 V01N0001
arc: C0 H02E0401
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 H02E0201
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 1010110010100000
word: SLICEA.K1.INIT 1111000010001000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C54:PLC2
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 W1_H02E0501
arc: V00T0000 H02E0201
arc: W1_H02W0201 V01N0001
arc: C1 H02E0401
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: F1 F1_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C55:PLC2
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103

.tile R8C56:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R8C9:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R91C123:PLC2
arc: E1_H02E0301 N1_V02S0301

.tile R91C2:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R92C123:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301

.tile R92C124:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R92C4:PLC2
arc: N3_V06N0203 S1_V02N0701

.tile R93C123:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003

.tile R93C3:PLC2
arc: V01S0100 N3_V06S0303

.tile R93C4:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R9C114:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R9C3:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile R9C45:PLC2
arc: E1_H02E0601 N1_V01S0000

.tile R9C46:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H02W0701
arc: S3_V06S0203 N1_V02S0701
arc: V00T0100 S1_V02N0501
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A3 V00T0000
arc: B0 V02S0301
arc: B1 V02N0101
arc: B3 V02N0101
arc: C0 N1_V01S0100
arc: C1 S1_V02N0401
arc: C3 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D0 V02S0201
arc: D1 V02S0201
arc: D3 S1_V02N0001
arc: E1_H01E0001 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1110010010100000
word: SLICEB.K1.INIT 1011100010001000
word: SLICEA.K1.INIT 1011100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C47:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00R0000
arc: B0 H02E0301
arc: C0 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1101100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C48:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003

.tile R9C49:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 W1_H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0501
arc: A1 H02E0501
arc: B0 V02S0101
arc: B1 V02N0101
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0200
arc: D0 H02E0201
arc: D1 N1_V01S0000
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1110010010100000
word: SLICEA.K1.INIT 1110001011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C4:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R9C50:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: CE1 V02N0201
arc: CLK0 G_HPBX0200
arc: E1_H02E0101 Q3
arc: M3 H02E0201
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C51:PLC2
arc: H00L0100 W1_H02E0101
arc: N1_V02N0101 W1_H02E0101
arc: V00B0000 S1_V02N0201
arc: A0 H00L0100
arc: B0 E1_H01W0100
arc: C0 H02W0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1010101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C52:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000

.tile R9C53:PLC2
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: C2 H02E0401
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0200
arc: D2 V00B0100
arc: F2 F2_SLICE
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M5 H02W0001
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 Q5
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R9C54:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203

.tile R9C55:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: W1_H02W0401 V02N0401

.tile R9C7:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile TAP_R13C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R14C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R14C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R15C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R16C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R17C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R19C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R19C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R1C114:TAP_DRIVE_CIB
arc: R_HPBX0400 G_VPTX0400

.tile TAP_R20C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R20C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R21C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R22C13:TAP_DRIVE_CIB
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R22C31:TAP_DRIVE_CIB
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R22C58:TAP_DRIVE_CIB
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R23C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R24C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R25C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R25C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R26C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R26C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R26C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R27C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R27C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R27C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R28C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R28C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0400 G_VPTX0400
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R28C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R29C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R29C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0400 G_VPTX0400
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R29C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R2C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R30C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R30C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R30C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0400 G_VPTX0400
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R30C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C114:TAP_DRIVE
arc: L_HPBX0500 G_VPTX0500
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R33C114:TAP_DRIVE
arc: L_HPBX0500 G_VPTX0500
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R35C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R35C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C114:TAP_DRIVE
arc: L_HPBX0500 G_VPTX0500
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C58:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R37C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R37C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R37C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R37C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R38C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C78:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R39C13:TAP_DRIVE
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R39C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R39C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R3C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R40C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R40C13:TAP_DRIVE
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R40C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R40C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R41C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R41C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R41C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R42C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R42C31:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R42C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R43C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R43C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R45C114:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R45C13:TAP_DRIVE
arc: R_HPBX0300 G_VPTX0300

.tile TAP_R45C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0400 G_VPTX0400
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R45C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R46C114:TAP_DRIVE_CIB
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R46C31:TAP_DRIVE_CIB
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R46C78:TAP_DRIVE_CIB
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R47C114:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R47C13:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0400 G_VPTX0400

.tile TAP_R47C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R47C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C114:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C13:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C31:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R49C13:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0400 G_VPTX0400
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R49C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R49C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R4C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R50C13:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0400 G_VPTX0400
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R50C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R50C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R51C13:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R51C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R51C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R52C13:TAP_DRIVE
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R52C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R52C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R53C13:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300

.tile TAP_R53C31:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R53C58:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R54C13:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300

.tile TAP_R55C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R55C13:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R56C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R56C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R58C114:TAP_DRIVE_CIB
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R58C13:TAP_DRIVE_CIB
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R5C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R6C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R7C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.tile TAP_R83C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R83C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R85C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R85C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R86C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R86C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R88C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R88C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R89C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R8C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R91C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R92C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R94C114:TAP_DRIVE_CIB
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R94C13:TAP_DRIVE_CIB
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R9C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200

.bram_init 3
1de 015 000 015 000 015 000 015
000 015 000 015 018 1a8 0e0 004
0e0 000 015 19c 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 0b7 1bb 01b 0ab 0e3 087
048 015 184 184 184 184 184 184
185 185 185 185 185 185 185 185
186 186 186 186 186 186 186 186
187 187 187 187 187 187 187 187
19c 024 015 0f0 0f0 0f0 0f0 0f0
0f0 018 018 018 19c 09c 000 19c
018 018 018 19c 09c 000 19c 018
018 018 19c 09c 000 19c 018 018
018 19c 09c 000 19c 018 018 018
19c 09c 000 19c 01a 0aa 172 01a
1a6 1e4 113 015 044 015 019 171
044 015 0aa 170 0aa 0aa 170 103
015 19c 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1e2 0e2 01a 01a 0ab
0ab 0ab 0ab 0e5 010 185 186 186
186 186 187 187 187 187 044 19c
070 0aa 0e2 186 172 170 19e 1e4
113 19e 070 107 09e 103 09e 19c
018 0a8 09c 19c 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 004 01a 01a 09e
09e 018 19c 0e0 004 0e0 01a 01a
01a 1aa 01b 0af 09e 0ab 0aa 1e2
0e2 086 1e4 010 19e 01a 1e4 010
0e0 018 19c 0e0 0e0 186 186 186
186 187 187 187 185 000 19c 0e0
004 0e0 107 0e0 01a 0e2 1aa 19e
01a 1e4 113 0aa 018 19c 0e0 004
0e0 19e 0e2 0aa 0aa 186 172 170
19e 1e4 113 19e 01a 1aa 0aa 170
0aa 0aa 170 107 015 018 19c 0e0
004 0e0 01a 1aa 01a 0ab 186 086
1e4 010 19e 018 1d4 1d4 1d4 0e0
0e0 004 19c 185 186 186 186 186
187 187 187 044 19c 19e 1e4 113
09e 018 103 19c 19c 1d4 1d4 1d4
1d4 1d4 1d4 1e2 0e2 0aa 0ab 0ae
0e0 1a6 1e4 010 19c 19c 048 09e
0e4 113 0e0 186 186 186 186 187
185 044 19c 19c 1d4 1d4 1d4 1d4
1d4 1d4 1e2 0e2 01a 01a 0ab 0e0
004 0e0 19e 1e2 19d 1d8 01a 0e4
010 0e4 010 0e0 09e 0a6 0e0 004
0e0 09e 0e4 113 1e2 01a 0e4 010
09e 186 186 186 186 187 185 044
19c 19e 1e2 048 18c 103 01a 19c
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1e2 0e2 1e2 19e 0ab 0ab 090 01a
1e4 00c 1e4 010 1a7 092 1e4 010
1e5 010 01a 1e4 010 0aa 1e4 010
09f 048 0a8 01a 0e4 010 015 048
0a8 08f 048 0e0 01a 0e4 010 015
048 0e0 000 09e 0aa 1e4 10f 09f
0e0 086 107 0e0 01a 0e4 010 0e0
107 0e0 000 0e2 048 0e0 01a 0e4
010 0e0 048 015 186 186 186 186
187 187 187 185 044 19c 0e0 086
107 0e0 01a 0e4 010 0e0 107 0e0
0e2 09e 103 09e 08e 048 0e0 01a
0e4 113 0e0 103 015 048 0e0 01a
0e4 113 015 048 0e0 103 09e 01a
1aa 0ae 1d8 0aa 1d8 1aa 1d8 0aa
1d8 044 015 01a 1a4 1aa 18e 1a6
01a 1e4 010 015 1d8 044 015 015
103 015 01a 1aa 18e 1a6 01a 1e4
113 015 18d 044 015 19c 1a4 1d4
19e 0a6 0aa 1d4 1d4 1e4 00c 1d4
19e 1a6 0aa 1e4 010 19e 0aa 0aa
107 015 1a5 19e 1a6 1e4 010 0aa
0e2 1e2 19e 1a6 1e4 010 19e 0aa
0e2 19d 103 1e2 19e 1a6 1e4 010
015 103 19e 103 01a 1a6 1e4 010
0aa 0e2 103 19d 1e4 113 0e1 186
186 186 185 044 19c 1a4 0aa 170
044 015 1e1 01a 1e4 010 0e2 044
015 192 1e2 1d8 103 19e 19c 018
0a8 09c 1d4 1d4 1d4 1d4 107 19c
0aa 170 01a 01a 09e 09e 018 19c
0e0 107 0e0 018 19c 0e0 107 0e0
018 19c 0e0 107 0e0 01a 1aa 072
01a 0e2 1e4 113 018 0aa 0e2 1a6
1d4 0a6 1d4 19c 0e0 107 0e0 0aa
0e2 1a6 1d4 0aa 0e2 1a6 1d4 0aa
0e2 1a6 1d4 0aa 0e2 1a6 018 1d4
19c 0e0 107 0e0 01a 01a 1aa 186
1e4 010 01a 0a6 0e4 010 1aa 0aa
186 1e2 0e4 010 1e2 018 19c 0e0
107 0e0 074 015 19e 01a 084 1e4
010 09e 186 186 186 185 044 19c
186 09e 0d7 103 0e4 0e0 107 0e0
103 01a 01a 1aa 1e4 010 01a 1e0
1e4 010 0ad 018 018 018 19c 19c
09c 1d4 107 19c 0ad 185 044 19c
019 044 015 19c 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 107 1d4
107 0aa 01a 19e 01b 019 0e3 01a
1d4 0ab 107 015 1a7 0e4 010 0e4
010 0aa 0e4 010 0e4 010 0aa 0e4
010 09e 1a6 0aa 1e4 010 01a 1aa
1e2 1a6 01a 1e4 10f 015 000 019
0aa 0e4 10f 0ab 107 01b 018 018
19c 018 19c 107 1a4 0ab 0e4 010
0e2 1e2 19e 1e2 01a 19e 1d8 1d4
1d4 107 1d4 1a4 0e4 186 186 19e
113 186 19e 19e 1e2 1e2 1db 09f
0aa 0e5 10f 015 107 015 103 1a4
0aa 0e4 010 0e4 010 0aa 0aa 0e4
010 0aa 0e4 00c 019 107 015 0aa
1e1 1e1 0aa 0e3 0e3 0ac 01a 0aa
1e2 1e2 19e 19e 1e2 193 1e4 010
015 192 1e4 00c 015 1e0 0aa 19e
1e5 113 1e2 01a 0e5 00c 018 01b
01b 09f 09f 01a 0e4 010 0e4 103
0aa 0e4 113 0aa 0e4 10f 019 107
0a8 0aa 018 018 1e2 1d4 0aa 19c
018 19c 0e2 107 1e2 01a 0e4 10f
0ab 103 019 018 19c 018 09c 018
000 19c 084 107 015 01a 018 018
1e4 09c 010 19c 018 19c 107 0ab
103 015 018 19c 107 015 074 103
0ab 107 015 1a5 0aa 1e4 010 1e4
010 0aa 0aa 1e4 010 1e4 010 0aa
0aa 1e4 010 0aa 1e4 10f 01b 01b
09f 09f 018 19c 0e0 107 0e0 018
09c 01a 0ae 01b 018 186 1e4 010
1e2 1d4 0e0 0e0 1d4 1d4 1d4 1d4
107 1d4 186 107 1e0 186 187 186
184 19e 1e4 113 015 018 000 19c
1e4 010 0aa 1e4 10f 0ab 084 107
015 01a 1e4 018 018 086 09c 010
19c 018 1d4 1d4 107 19c 103 0ab
1e4 010 1e4 010 0aa 0aa 1e4 010
0aa 1e4 10f 01b 084 107 015 01a
1e4 010 018 0aa 186 0aa 1e2 01a
1e4 010 0e2 018 018 018 19c 09c
103 19c 1e4 010 0aa 1e4 10f 018
018 018 19c 09c 107 19c 103 01b
018 018 19c 018 107 19c 107 0ab
103 015 107 0ab 103 015 018 018
018 19c 09c 107 19c 103 0ab 0aa
1e2 19e 018 1d4 107 19c 103 0ab
01a 018 018 0e4 09c 010 19c 018
107 19c 019 01a 103 0ab 018 107
19c 019 103 01a 01a 0e4 010 018
018 018 19c 09c 19c 107 01a 103
0ab 084 107 015 01a 1e4 010 01a
018 103 19c 1aa 086 1e4 010 018
103 19c 0e2 187 087 1e4 010 0e2
018 186 0e0 087 0e0 1d4 1d4 1d4
19c 1d4 107 1d4 186 186 19e 09f
186 1e4 113 01a 018 103 19c 01b
018 01b 01a 0aa 09f 103 09c 01a
01b 01b 0e4 09f 010 09f 018 19c
0e0 103 0e0 084 107 015 01a 1e4
010 01a 018 19c 0e0 103 0e0 1aa
086 1e4 010 018 103 19c 018 19c
0e0 107 0e0 018 01a 01a 0a8 0ae
01b 19c 086 1e4 010 0e0 018 19c
107 0e0 018 084 107 015 018 103
19c 186 1e4 010 1e2 1d4 0e0 0e0
1d4 1d4 1d4 1d4 1d4 107 1d4 186
107 1e0 186 186 187 186 184 19e
103 19e 186 19e 1d7 103 1e4 103
19c 01b 01b 09f 09f 018 19c 0e0
107 0e0 019 09e 018 1d4 0e0 0e0
107 184 01a 01a 0aa 0e4 010 015
172 1d4 19e 1e4 113 0aa 018 19c
0e0 107 0e0 01a 019 0ab 01a 0aa
0e4 010 015 173 187 1e4 010 0e4
010 015 187 0e0 1d4 1d4 1d4 0e0
1d4 1d4 1d4 107 184 187 186 186
09d 19e 1e4 113 0aa 01a 0e4 010
0aa 018 1d4 19c 0e0 107 0e0 018
1d4 19c 0e0 107 0e0 103 019 09c
0e4 113 0e0 103 018 107 0ab 107
1a7 09f 0aa 0e2 1a6 1e2 1e2 09e
103 0e2 19c 103 018 010 0aa 0e2
09f 0aa 0e4 010 0e2 01a 0e4 010
01a 0e4 113 0aa 018 018 018 19c
09c 107 19c 103 0e2 103 01a 0aa
0e3 0a6 1e4 010 018 1d4 19c 018
107 0e0 01a 0e4 010 0e2 072 1d4
09e 0e4 010 01b 01a 0e4 010 015
0d4 0e1 01b 103 09e 186 172 0e4
113 0e0 1d4 1d4 1d4 018 107 0e0
103 09e 0e4 0a9 010 1a9 0a8 0e5
010 0e4 0e0 113 0e0 1e0 0b8 0e1
0e4 0b8 00c 015 1a9 0a9 0e4 113
1e0 044 015 1a9 107 015 044 0a9
049 072 021 024 172 100 00a 03f
179 16d 043 16b 020 074 167 066
161 165 079 16c 120 06f 100 173
020 074 167 066 161 100 174 020
074 171 163 06f 161 00a 172 069
174 120 175 065 16f 16c 02e 165
166 065 025 020 058 020 058 16c
020 074 161 00a 02d 120 065 064
073 020 169 100 06e 063 173 176
175 050 06f 065 142 064 172 06e
075 065 036 13a 031 04d 054 132
100 06d 055 120 025 075 16e 074
164 025 120 02e 045 075 067 161
070 172 02e 050 172 070 065 162
16e 166 074 020 167 00a 120 120
16f 166 074 04f 032 16c 06f 00a
077 061 164 00a 061 067 164 061
00a 077 061 173 061 165 03d 025
045 072 06f 16f 06d 061 021 178
174 020 164 070 172 02e 153 069
070 02e 164 153 069 176 066 06f
000 070 172 070 065 000 067 120
16d 066 020 165 174 161 030 00a
069 065 06f 161 100 174 064 120
161 050 173 168 065 020 120 141
079 00a 020 067 020 164 069 044
021 172 161 16f 16e 166 069 16c
021 16f 172 072 120 030 020 178
121 178 100 170 020 065 168 069
069 168 16c 120 165 079 00a 061
066 068 161 163 065 072 167 178
100 072 172 161 16e 16c 00a 16f
16d 067 16e 065 14e 172 161 06e
161 00a 165 16e 066 161 169 164
179 046 068 120 174 065 065 00a
174 069 173 16c 044 120 063 06b
100 174 02e 000 069 16e 02e 072
020 025 020 058 020 058 072 120
06f 166 064 025 14d 168 020 065
064 172 00a 16e 077 06f 100 16e
070 172 066 068 162 069 00a 077
061 061 178 000 069 061 06e 172
061 178 03a 025 03d 025 04b 06e
132 163 061 03a 020 061 074 070
172 16c 065 06e 172 00a 120 020
067 16d 120 065 065 06c 000 153
176 166 174 120 065 069 16f 06e
06f 172 161 06e 172 00a 020 067
174 065 065 065 044 020 166 174
06e 16c 00a 020 166 120 070 053
06d 16d 163 12a 168 120 02d 073
168 000 045 065 149 161 063 00a
020 020 067 120 053 066 068 066
06f 070 172 16c 065 06e 152 174
150 16c 00a 120 170 020 067 020
164 069 044 120 068 149 161 000
054 020 170 165 00a 1de 000 000
000 000 000 000 000 0f0 0f0 0f0
0f0 0f0 0f0 0f0 0f0 0f0 0f0 0f0
0f0 0f0 000 000 000 001 004 11b
000 000 1ff 000 100 00d 000 000

.bram_init 4
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 5
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 6
000 000 000 000 000 000 000 000
07e 081 0a5 081 0bd 099 081 07e
07e 0ff 0db 0ff 0c3 0e7 0ff 07e
044 0ee 0fe 0fe 07c 038 010 000
010 038 07c 0fe 07c 038 010 000
018 03c 0db 0ff 0db 018 03c 000
018 03c 07e 0ff 07e 018 03c 000
000 000 03c 03c 03c 03c 000 000
0ff 0ff 0c3 0c3 0c3 0c3 0ff 0ff
000 07e 042 042 042 042 07e 000
0ff 081 0bd 0bd 0bd 0bd 081 0ff
00f 007 007 07d 0cc 0cc 0cc 078
078 0cc 0cc 0cc 078 030 0fc 030
01f 033 03f 030 030 070 0f0 0e0
03f 063 07f 063 063 067 0e6 0c0
0db 0db 03c 0e7 0e7 03c 0db 0db
0c0 0f0 0f8 0fe 0f8 0f0 0c0 000
006 01e 03e 0fe 03e 01e 006 000
030 078 0fc 030 030 0fc 078 030
06c 06c 06c 06c 06c 000 06c 000
07f 0db 0db 0db 07b 01b 01b 000
03c 060 03c 066 066 03c 006 03c
000 000 000 000 0fe 0fe 0fe 000
018 03c 07e 018 07e 03c 018 07e
030 078 0fc 030 030 030 030 000
030 030 030 030 0fc 078 030 000
000 008 00c 0fe 00c 008 000 000
000 020 060 0fe 060 020 000 000
000 000 0c0 0c0 0fe 000 000 000
000 024 042 0ff 042 024 000 000
000 010 038 07c 0fe 0fe 000 000
000 0fe 0fe 07c 038 010 000 000
000 000 000 000 000 000 000 000
018 018 018 018 018 000 018 000
0cc 0cc 0cc 000 000 000 000 000
036 06c 0fe 06c 0fe 06c 0d8 000
018 07e 0c0 07c 006 0fc 030 000
0c2 0c6 00c 018 030 066 0c6 000
038 06c 038 070 0de 0cc 076 000
030 030 060 000 000 000 000 000
00c 018 030 030 030 018 00c 000
030 018 00c 00c 00c 018 030 000
000 06c 038 0fe 038 06c 000 000
000 018 018 07e 018 018 000 000
000 000 000 000 000 018 018 030
000 000 000 07e 000 000 000 000
000 000 000 000 000 018 018 000
002 006 00c 018 030 060 0c0 000
07c 0ce 0de 0f6 0e6 0c6 07c 000
018 038 018 018 018 018 07e 000
07c 0c6 006 01c 070 0c6 0fe 000
07c 0c6 006 01c 006 0c6 07c 000
01c 03c 06c 0cc 0fe 00c 00c 000
0fe 0c0 0fc 006 006 0c6 07c 000
03c 060 0c0 0fc 0c6 0c6 07c 000
0fe 0c6 00c 018 030 030 030 000
07c 0c6 0c6 07c 0c6 0c6 07c 000
07c 0c6 0c6 07e 006 00c 078 000
000 018 018 000 000 018 018 000
000 018 018 000 000 018 018 030
00c 018 030 060 030 018 00c 000
000 000 07e 000 000 07e 000 000
030 018 00c 006 00c 018 030 000
03c 066 006 00c 018 000 018 000
07c 0c6 0de 0de 0de 0c0 07c 000
038 06c 0c6 0c6 0fe 0c6 0c6 000
0fc 06e 066 07c 066 06e 0fc 000
03e 062 0c0 0c0 0c0 062 03e 000
0f8 06e 066 066 066 06e 0f8 000
0fe 062 060 078 060 062 0fe 000
0fe 062 060 078 060 060 0f0 000
03e 062 0c0 0c0 0ce 066 03e 000
0c6 0c6 0c6 0fe 0c6 0c6 0c6 000
03c 018 018 018 018 018 03c 000
01e 00c 00c 00c 00c 0cc 078 000
0e6 066 06c 078 078 06c 0e6 000
0f0 060 060 060 060 066 0fe 000
0c6 0ee 0fe 0d6 0c6 0c6 0c6 000
0c6 0e6 0f6 0fe 0de 0ce 0c6 000
07c 0c6 0c6 0c6 0c6 0c6 07c 000
0fc 066 066 07c 060 060 0e0 000
07c 0c6 0c6 0d6 0de 07c 006 000
0fc 066 066 07c 078 06c 0e6 000
07c 0c6 0e0 038 00e 0c6 07c 000
07e 05a 018 018 018 018 03c 000
066 066 066 066 066 066 03c 000
066 066 066 066 066 03c 018 000
0c6 0c6 0c6 0d6 0fe 0fe 0c6 000
0c6 06c 038 038 06c 0c6 0c6 000
066 066 066 03c 018 018 03c 000
0fe 0cc 018 030 060 0c6 0fe 000
03c 030 030 030 030 030 03c 000
080 0c0 060 030 018 00c 006 000
03c 00c 00c 00c 00c 00c 03c 000
018 03c 066 000 000 000 000 000
000 000 000 000 000 000 000 0ff
018 018 00c 000 000 000 000 000
000 000 038 00c 07c 0cc 076 000
060 060 060 07c 066 066 0dc 000
000 000 07c 0c4 0c0 0c4 07c 000
00c 00c 00c 07c 0cc 0cc 076 000
000 000 078 0cc 0fc 0c0 07c 000
038 06c 060 0f8 060 060 0e0 000
000 000 076 0cc 0cc 07c 00c 07c
0e0 060 060 07c 066 066 066 000
030 000 070 030 030 030 038 000
00c 000 01c 00c 00c 0cc 0cc 078
0e0 060 066 06c 078 06c 066 000
070 030 030 030 030 030 038 000
000 000 0cc 0fe 0d6 0c6 0c6 000
000 000 0dc 066 066 066 066 000
000 000 03c 066 066 066 03c 000
000 000 0dc 066 066 07c 060 0e0
000 000 076 0cc 0cc 07c 00c 00e
000 000 0dc 076 060 060 060 000
000 000 078 0c0 078 00c 078 000
010 030 078 030 030 034 018 000
000 000 0cc 0cc 0cc 0cc 076 000
000 000 066 066 066 03c 018 000
000 000 0c6 0c6 0d6 0fe 06c 000
000 000 0cc 078 030 078 0cc 000
000 000 0cc 0cc 0cc 07c 00c 07c
000 000 0fc 018 030 060 0fc 000
00e 018 018 070 018 018 00e 000
030 030 030 000 030 030 030 000
070 018 018 00e 018 018 070 000
000 076 0dc 000 000 000 000 000
010 038 06c 0c6 0c6 0c6 0fe 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 7
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 9
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 10
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 11
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 12
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 13
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 14
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 15
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 16
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R22C60:MIB_EBR2 MIB_R22C61:MIB_EBR3 MIB_R22C62:MIB_EBR4
word: EBR1.WID 110000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX INV
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C37:MIB_EBR6 MIB_R22C38:MIB_EBR7 MIB_R22C39:MIB_EBR8
word: EBR3.WID 101100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R22C35:MIB_EBR4 MIB_R22C36:MIB_EBR5 MIB_R22C37:MIB_EBR6
word: EBR2.WID 011100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R46C69:MIB_EBR0 MIB_R46C70:MIB_EBR1
word: EBR0.WID 111100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C49:MIB_EBR0 MIB_R22C50:MIB_EBR1
word: EBR0.WID 000010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C28:MIB_EBR6 MIB_R22C29:MIB_EBR7 MIB_R22C30:EBR_SPINE_UL1
word: EBR3.WID 011000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C49:MIB_DSP0 MIB_R34C49:MIB2_DSP0 MIB_R34C50:MIB_DSP1 MIB_R34C50:MIB2_DSP1 MIB_R34C51:MIB_DSP2 MIB_R34C51:MIB2_DSP2 MIB_R34C52:MIB_DSP3 MIB_R34C52:MIB2_DSP3 MIB_R34C53:MIB_DSP4 MIB_R34C53:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R22C19:MIB_EBR6 MIB_R22C20:MIB_EBR7 MIB_R22C21:MIB_EBR8
word: EBR3.WID 111000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 4
enum: EBR3.DP16KD.DATA_WIDTH_B 4
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C44:MIB_DSP4 MIB_R34C44:MIB2_DSP4 MIB_R34C45:MIB_DSP5 MIB_R34C45:MIB2_DSP5 MIB_R34C46:MIB_DSP6 MIB_R34C46:MIB2_DSP6 MIB_R34C47:MIB_DSP7 MIB_R34C47:MIB2_DSP7 MIB_R34C48:MIB_DSP8 MIB_R34C48:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R22C24:MIB_EBR2 MIB_R22C25:MIB_EBR3 MIB_R22C26:MIB_EBR4
word: EBR1.WID 000100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 4
enum: EBR1.DP16KD.DATA_WIDTH_B 4
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R34C22:MIB_DSP0 MIB_R34C22:MIB2_DSP0 MIB_R34C23:MIB_DSP1 MIB_R34C23:MIB2_DSP1 MIB_R34C24:MIB_DSP2 MIB_R34C24:MIB2_DSP2 MIB_R34C25:MIB_DSP3 MIB_R34C25:MIB2_DSP3 MIB_R34C26:MIB_DSP4 MIB_R34C26:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R22C22:MIB_EBR0 MIB_R22C23:MIB_EBR1
word: EBR0.WID 100100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C26:MIB_EBR4 MIB_R22C27:MIB_EBR5 MIB_R22C28:MIB_EBR6
word: EBR2.WID 010100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 4
enum: EBR2.DP16KD.DATA_WIDTH_B 4
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R46C33:MIB_EBR2 MIB_R46C34:MIB_EBR3 MIB_R46C35:MIB_EBR4
word: EBR1.WID 110100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE PDPW16KD
enum: EBR1.PDPW16KD.DATA_WIDTH_R 36
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX INV
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R46C35:MIB_EBR4 MIB_R46C36:MIB_EBR5 MIB_R46C37:MIB_EBR6
word: EBR2.WID 001100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX INV
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C17:MIB_EBR4 MIB_R22C18:MIB_EBR5 MIB_R22C19:MIB_EBR6
word: EBR2.WID 100010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX INV
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C22:MIB_DSP0 MIB_R34C22:MIB2_DSP0 MIB_R34C23:MIB_DSP1 MIB_R34C23:MIB2_DSP1 MIB_R34C24:MIB_DSP2 MIB_R34C24:MIB2_DSP2 MIB_R34C25:MIB_DSP3 MIB_R34C25:MIB2_DSP3 MIB_R34C26:MIB_DSP4 MIB_R34C26:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000000
word: CLKFB_DIV 0000001
word: CLKOP_DIV 0000011
word: CLKOP_CPHASE 0000001
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0000111
word: CLKOS_CPHASE 0000001
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000111
word: CLKOS2_CPHASE 0000001
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000011
word: CLKOS3_CPHASE 0000001
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0000000
word: ICP_CURRENT 00000
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 00
word: MFG_ENABLE_FILTEROPAMP 0
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH INT_OP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA ENABLED
enum: INTFB_WAKE DISABLED

.tile_group MIB_R22C46:MIB_EBR6 MIB_R22C47:MIB_EBR7 MIB_R22C48:MIB_EBR8
word: EBR3.WID 001000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 18
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX WEB
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R22C53:MIB_EBR4 MIB_R22C54:MIB_EBR5 MIB_R22C55:MIB_EBR6
word: EBR2.WID 101000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX WEB
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R34C44:MIB_DSP4 MIB_R34C44:MIB2_DSP4 MIB_R34C45:MIB_DSP5 MIB_R34C45:MIB2_DSP5 MIB_R34C46:MIB_DSP6 MIB_R34C46:MIB2_DSP6 MIB_R34C47:MIB_DSP7 MIB_R34C47:MIB2_DSP7 MIB_R34C48:MIB_DSP8 MIB_R34C48:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

