# Copyright (c) 2014-2020 Embedded Systems and Applications, TU Darmstadt.
#
# This file is part of TaPaSCo
# (see https://github.com/esa-tu-darmstadt/tapasco).
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU Lesser General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU Lesser General Public License for more details.
#
# You should have received a copy of the GNU Lesser General Public License
# along with this program. If not, see <http://www.gnu.org/licenses/>.
#

#The following two properties should be set for every design
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 85.0 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]

##############################################
##########           PCIe           ##########
##############################################
set_property PACKAGE_PIN BG23 [get_ports pcie_sys_reset_l]
set_property IOSTANDARD LVCMOS12 [get_ports pcie_sys_reset_l]
set_property PULLUP true [get_ports pcie_sys_reset_l]
set_property PACKAGE_PIN AR14 [get_ports pcie_sys_clk_clk_n]
set_property PACKAGE_PIN AR15 [get_ports pcie_sys_clk_clk_p]
create_clock -period 10.000 -name refclk_100 [get_ports pcie_sys_clk_clk_p]

##############################################
##########    Board Clocks/Reset    ##########
##############################################
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_l]
set_property PACKAGE_PIN F18 [get_ports sys_rst_l]



# Fix PCIe core to SLR0
create_pblock pblock_axi_pcie
resize_pblock pblock_axi_pcie -add SLR0
set_property IS_SOFT TRUE [get_pblocks pblock_axi_pcie]
add_cells_to_pblock pblock_axi_pcie [get_cells [list system_i/host/axi_pcie3_0]]

# Fix PE to SLR1
# create_pblock pblock_PE
# resize_pblock pblock_PE -add SLR1
# set_property IS_SOFT TRUE [get_pblocks pblock_PE]
# add_cells_to_pblock pblock_PE [get_cells [list system_i/arch/target_ip_00_000]]

set_false_path -from [get_pins -hierarchical -filter { NAME =~  "*design_rst_gen*" && REF_PIN_NAME =~  "C" }] -to [get_pins -hierarchical -filter { NAME =~  "*network/dclk_wiz*" }]
