v 4
file . "./fpga_bench.vhdl" "dd16d7cbf950a17ab974852030b8bb33717b8bfc" "20240728202725.377":
  entity fpga_bench at 15( 449) + 0 on 53;
  architecture fpga_bench_arch of fpga_bench at 24( 567) + 0 on 54;
file . "./benchclock.vhdl" "4d96dc7bf1ded081637fcadc05d9d618dba66840" "20240728202725.368":
  entity benchclock at 20( 619) + 0 on 51;
  architecture benchclock_arch of benchclock at 34( 835) + 0 on 52;
