INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/full_adder/full_adder.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/full_adder/full_adder.srcs/sources_1/new/full_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
