<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SyterKit: include/drivers/sun55iw3/reg/reg-cpu.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../SyterKit LOGO_SMALL.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SyterKit
   &#160;<span id="projectnumber">0.2.5.2</span>
   </div>
   <div id="projectbrief">SyterKit is a bare-metal framework designed for Allwinner platform</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="../../dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_483b9c68cd8e8285c3e876c7f40daafa.html">sun55iw3</a></li><li class="navelem"><a class="el" href="../../dir_cb84f26b1cd7a3cc1c87ff570d0fecc0.html">reg</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">reg-cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d4/de7/reg-cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* SPDX-License-Identifier: Apache-2.0 */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160; </div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#ifndef __SUN55IW3_REG_CPU_H__</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#define __SUN55IW3_REG_CPU_H__</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a142318cef814d4b39ab2ee6e7d5a8e0d">    6</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG 0x00000000</span><span class="comment">//PLL_CPU0 Control Register</span></div>
<div class="line"><a name="l00007"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aebac45982d81f60bf8f54c9c06ac09ee">    7</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00008"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa47547b103e410206fc2babfae0f40ed">    8</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac0cb7f9f7289d1660a535c9e9ecfb148">    9</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a2d6a968b8c09e6a003152fb4bf3152">   10</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3feb2eaf6e965017a50b81a66157eaa6">   11</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a35f88bf107d1a2f9a5099cf489786cbd">   12</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b5986edf1f478988e171c0745083a91">   13</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a87802784c3539bb37b5baa61e32ad761">   14</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa746eafa63298d23588d730cbed1ae28">   15</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad6690db34966aa27e8d06b459d4e2acb">   16</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f6c0413844aac75dba92ee17c985369">   17</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5757ee1180fd31706a2dbb5f820164d">   18</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a87ea2f8244eca92b5b9b27a655975863">   19</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b380ba2d55ce8a369fbfacff7ec9e7a">   20</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b7664ed6676d36158ba6c5e7018ec7b">   21</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9901532adeee089536398e346ca0f0e2">   22</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a670b9cc5f5d598c7f8d97dc4b6d1d149">   23</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92ec210a01e6b05a6edbdb4f2607a7c5">   24</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66db8959dd830b5bb5afec1ba4aa2649">   25</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2116852ff4aa84c1f8ba653f0e2d149">   26</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01f1b8ebd1ea6e1a7b1bf81ab22e3871">   27</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_OFFSET 24</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a742ed63cfe53acf96feb3ca6be935300">   28</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4caa4ff97e0eb7052ff22585b330e23d">   29</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa0f170146f2e226b8f0efb63a01be295">   30</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aadaf103a4bebe3fa6c05b6d14fbe047e">   31</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4144da3d6430e35fce5e52142864c71b">   32</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b7e9d4aa2f60c9ca2ae47c2cfed9d0f">   33</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca7a3c7720088dfe240526dc700827bc">   34</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a53f1a64900c1160f2f3056d1133e70ca">   35</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ba15b506443234feaca6891b26431ff">   36</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac943bdfd1f1b6f79c35168f57171fb5b">   37</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a108e30a875ca23b0886856744e397ffc">   38</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20d4eff87acae8871ead8a3e66fd4077">   39</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae41ea759350ee9d9f803936a912fb21e">   40</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_M_OFFSET 0</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a761f67bb37682fbf422a5457202e5926">   41</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_CTRL_REG_PLL_M_CLEAR_MASK 0x00000003</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aebc2a6a6c92ccd4d4a4e9392cfc6b110">   43</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG 0x00000004</span><span class="comment">//PLL_CPU1 Control Register</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5b5cf0f327eafae1b056a17dc2a9843">   44</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd56dcab21c0a590c07865b15c4e516d">   45</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae9595090fe7d0c2f7a37b41f1d9caf0c">   46</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17d5b419612df425a65a154ac3213b4d">   47</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24642bd6613ffde5fefd01c503b0216a">   48</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66e76135c6427533fd41b67258b7f259">   49</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa237efbee2147d34e829b85d22453ca">   50</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29fcd0643cce5abb488490d5500aa693">   51</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a266f30da4f3698a702d213c4d3190c68">   52</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32ec54f19963fcc31f7d50536db8ae34">   53</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b99d6ef9f0014b6e163800334b4b0ad">   54</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a770588738e4a6532ab949d9c558574c2">   55</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1cf9874d91bf0fb84f8486fc5978923d">   56</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa90eacd37c2958803113282304f5a26b">   57</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9af5313902939d6539ab83355da2896e">   58</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af17be6773226c2bd0ab98a71eabb1b1c">   59</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17a7dcfe31f33efb59aeef2e0a83db9a">   60</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa93f8cd6fdcae7e5941982ac0dcdbb13">   61</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49ab4aa9ea69d0e5df396141e12cbe87">   62</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab18ca9dbb36a85cad1c71bdc8caa5cf3">   63</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9a63831721bbfbf0aa3d25aba53d9552">   64</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_OFFSET 24</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19dad75cd0a5b6c3db467406c213df2d">   65</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c08939d44cb221e73cfedbe072f440d">   66</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adc0be9264fa1473df4147af906707ba4">   67</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a27d7ee140b91c92e010bc35cbb56dec5">   68</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac32b181578c4fb340f3cb84a6c44b5c2">   69</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb800468de328a20108f1eb5f05e3f6b">   70</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d89bb5c3416d5d7ec5b073ee02d0da9">   71</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae7710c6f7f1b2c681ba39357d40aa59">   72</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab97df276eb10fdd5a26b511de7358d3c">   73</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9bcd662091f02d00d5aa3558ee7defea">   74</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a86a6a0618e559bc930f8de9c74fae4">   75</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae49d05d715a02bb5cb06a6a4b66e02ec">   76</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a507ccc65975ed49eae6f4d06f838791d">   77</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_M_OFFSET 0</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b483d8811a1ab37ba6d85cd2033335e">   78</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_CTRL_REG_PLL_M_CLEAR_MASK 0x00000003</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf8dca66242eadd26312b75a00236760">   80</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG 0x00000008</span><span class="comment">//PLL_CPU2 Control Register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d6683ed489def95fcf059c18c84a0bc">   81</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af012b9e9dc8406266804001c6f88810d">   82</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef1b542c2d91763c763795c267e06610">   83</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19a6f0fea7dcdd259222799bd59ce4c9">   84</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa6b99fac1960b5a22e694181a36b6ac5">   85</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#affd94292b263e577c10718b91173a3db">   86</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4bd623819e2b4ecd79a1c2e85b2cce9">   87</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a9920907f6832d68403aeb747c72ba0">   88</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5f2426e1f7edd460ab13198b5dfcca3a">   89</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa7ef62f321c5849edb4ca0937cbe8880">   90</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a381f2746b945d76d51e9ffa80299d281">   91</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a841897f0b455414c1d976dcfe67ba209">   92</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c09aab345a6fe9d21568da0e143eab5">   93</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a60a4621c5cf578a4b4be5db80a72eebc">   94</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae6ca5b7c4cfd0de1edb82ad00b3d199d">   95</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3421b7ff780275b8f642970d47d07733">   96</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8d5cd3ed3219916f7d0938f572af8c83">   97</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1243cc875ab19c8577aee28275fbbf3a">   98</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1e319f8845823953f1306d4e84a0ea31">   99</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a582864873fc5ececd7b1e6260384fc68">  100</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a054dea18cf0037734d8e962c21cf4f9a">  101</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_OFFSET 24</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaad0237003e701dd776f9ef5003462b8">  102</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a69162007958c7f366a2735b536a1ba0a">  103</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a95c2bc069539ed6dcb264f17b24657b2">  104</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1400fd42b4bd79c0c106e8d959e01457">  105</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee09ff1099a5ec34c03733989c976934">  106</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a93193081e46f9c77e01849ddf3f45043">  107</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a69ede08bfc3e95819426d99398e79c46">  108</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a67a64472c530cd381a52608b881ff1cb">  109</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d2ae4fd3869da5346e27906d24a8f3c">  110</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1302e7d06a6b13f761784deaa381a201">  111</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3fe8626da966ed59409c3de1c065988f">  112</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa9bbdcc37c3f1b401afbf0ce860d72f8">  113</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4d53662e00be1ee143c60d5db8a02f97">  114</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_M_OFFSET 0</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8568f17880df82ec93517ffb5f7a0a3c">  115</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_CTRL_REG_PLL_M_CLEAR_MASK 0x00000003</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4730cab60319b886f7fe9edc58b1a66a">  117</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG 0x00000008</span><span class="comment">//PLL_CPU2 Control Register</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4d02d72fbe4962e16cd824d9ddfd750b">  118</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8feab4439fbfcae81cc659285a9752ce">  119</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae227ac86d43235efb308f8635abf3b9a">  120</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abafcad80a55ae35c9096284dfffc8ef4">  121</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a421df237d5af583a88e127b66ca0d290">  122</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a454efd14f9421897e16fcc5f2de50e36">  123</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4de160d29db8ae061887d60e86fd735b">  124</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa069efd8c40920bcdd8ab7b61766e43d">  125</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7795432c04b917e37f6d080b18059615">  126</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a39a5989d4cb030bb02c2627c54d48952">  127</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a9a798ba3dabfdfbac5b4f28a177056">  128</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c074e3c071f8cb9756a7a9a85edbf49">  129</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afbe221fdf42c6abcc84abc0c20bb6859">  130</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2540a2ddf1b15aa1c10ee71c07c4a696">  131</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a59db5721b6916e0f9ae1a9c97be80992">  132</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c06d37734f2aaa64a88a9a95c531778">  133</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acfafc1c73d88652a452b8cd028371821">  134</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6802b26f850411df2424f22159c252ef">  135</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa9d8c9f7eb24a6aaec30788e38e420af">  136</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7e0a37d91225130a31446beb1527c9e">  137</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0e754c049511a20d352a56a3a7dddb90">  138</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_OFFSET 24</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acd19f9a5c7ff93830c523f3e56af16cd">  139</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LOCK_TIME_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a78e668b78b5458db425decd1034952ce">  140</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab16b98b6a50c9f433a95d1a4ad199642">  141</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a796d572b9c7e21dba8af2df0c559e310">  142</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8765b396420648d63f16e30bd0e4769e">  143</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29c8d82daa5c5e9faf1188c3c503c873">  144</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e5382ad0a9bf233295f6451771053ba">  145</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84eaea5d80e2ade5a66a79c9f0efc92f">  146</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae20f29b08cbef20e44967badd94cab90">  147</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0ee16e7660dc1bc1a44712199739db8">  148</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92400465cc7377e452720eab96800973">  149</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6179995dc27bb74668b20c45f279d3d3">  150</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1adbfe6e0e94024bd9f6a6fd6cc00822">  151</a></span>&#160;<span class="preprocessor">#define PLL_CPU3_CTRL_REG_PLL_M_OFFSET 0</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#affdab93522157d2807f8ef433ff2dda8">  153</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG 0x00000010</span><span class="comment">//PLL_DDR Control Register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a63831c275d067fd290a65833c77187f7">  154</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9dba7a940fe8084d987ebfbf8d1c1f7e">  155</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac727f8d2ae2fd40345e8fb6da17de124">  156</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0379506ae1b6271238897b949741f653">  157</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6ca911602ee3cb44dd358cb3b01371a">  158</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a749f2bd37b3ce0bfbc1af88159585ab4">  159</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad48630780d799379c7f8c8ea183fee0c">  160</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6ed71a8142ca8b5a79b501f0a1ffb09d">  161</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21d88112cc817e993e2cf09e0b5d60c7">  162</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a883e1f4b1ef1b08c46cdda970af16e28">  163</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad2361e17abc6b3ae8ac810a021ebd730">  164</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8139a1e0ca8d814a8032b73d0d6ce33d">  165</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a178103e36cd7d5667f679382bee49948">  166</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52d36f9e2ca4f23459ccc3ee7b10c0b1">  167</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d57c42512946a2a10a5ff90d41ae920">  168</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a37aef289c74bb9dd4b6d48c7a93b9f44">  169</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a679ab7d1f201979bef643048861032">  170</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0cd59005ba51c675baab2e3dad89a4a3">  171</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30b73a806fca1bc2fe35af542770e0af">  172</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a902e0ec5f03dbae7d89d90b2a709c25f">  173</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1613d5c5d6b1bd6e5ed21a6f4d552c4">  174</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2f73f30caca0f5307c3867617f89527">  175</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a823ebd7afbc1674e0a64b396bacdca5d">  176</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad2b14e14afbd40ee83b8961191b41d55">  177</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1fc2036e249741c43f8926e3660811e6">  178</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0cfcdbd80466fd6953920e1713b2defa">  179</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad94d285086c24a19c97a5ea043597bab">  180</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b683d76a087eab7d9af0c1cc7f8b0ce">  181</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa21fb4759458495818c74726828f7949">  182</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9747d91ba71d268b2708e5ac0a4ceae0">  183</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace41387af59098a79d938e4f981277ee">  184</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acec3c2cc3232591dd444f1d4c4e3c20c">  185</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a22b494b41a7f1d5c6abc9efc2f4ee2">  186</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c8ad42a9faba6f13f78f565c337ef89">  187</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7654ae4997bc4034eee2950198f7485">  188</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab22de9007a16a6ddd7ef605a3ea2fa29">  189</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a983e26ec8ac0c1ada22f1da4b63c1a87">  190</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a892f56d5a760bdda3efa6b2cf0fe617d">  191</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4239f2dc5e9accb7dc7b24bdc5c98afa">  192</a></span>&#160;<span class="preprocessor">#define PLL_DDR_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52d963282a0065e62d15b42f76d386bb">  194</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG 0x00000020</span><span class="comment">//PLL_PERI0 Control Register</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a669c0cd5abb3a7d8f430a477a47ad902">  195</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a50843ed33053c7b20558fe0c6a401e83">  196</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c9b2e45f00c87bd622b14c404e5aa1b">  197</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55e82e575b9a34315fe65b3db1ca87ec">  198</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a75fa0892c77efeb0affe944be8be5991">  199</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5527a8142a364b16347626fcba2ef4fa">  200</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40dd3eb181b528579e17a395bf96c6df">  201</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac90c02483791cee82f9067712910130e">  202</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aefbf3d7215e3181659b070140d2f8e05">  203</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01a096156fe56be9acf5880cd099226b">  204</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8360273284a76c2f87cccc3166cb4327">  205</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af3430a71e57892c28d4ed7676e498872">  206</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a96e9ff1f75405f05d1d1650a20c8675f">  207</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abad6f20c127ceff8b03af2f5eb49205c">  208</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a742d60d68fe170852e44269b19ed5394">  209</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac52f042a044a94231475e76aacb0878">  210</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1ce12974bb7dd3c7a71a0e8bb03f44c3">  211</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc0f7da722e9da464ee9ccba1977eb1d">  212</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e2ff4ff5556351701cbfef6a11f731c">  213</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a056ae4a43aec10cf9a6af1697a4c29d2">  214</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a61211b0086b768472c3917a7e41a00f3">  215</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa28123fbba60a4d50ab13e5f795f8710">  216</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a80081892e8860f8f7312cd465c892118">  217</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af8c8be4e5268f6376fd6359e32a6edca">  218</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa225cde3edf97193b52630dc7c250004">  219</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_P1_OFFSET 20</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1c92a15e3a5d6020b11e28eced5f928">  220</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_P1_CLEAR_MASK 0x00700000</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0b8551f2672917da1edc19a0b075348">  221</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_P0_OFFSET 16</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae57d87b1ab6ceb1275fd4381c0b603fb">  222</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_P0_CLEAR_MASK 0x00070000</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a924a65b61f9d653c6ec3b32b3c507c">  223</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adbd888621ac377e94874a3d24cc88f75">  224</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7fbda74c36a58a39474484e9b266d793">  225</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9b740fdfda845a56bca5b773b1e0380">  226</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9afa5e01a4d6396e42f3874a21e5e0e">  227</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af1d33261bb7df75689c734235f1af212">  228</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad86f4ca234e55bada45aac3327dee6c3">  229</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa5aa8050b9cb4ddb6ad0527ebd99860">  230</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5c5eb881b0b5efc2d16431d4fe2b7dc">  231</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f8d23f311f27860054821e69264a97c">  232</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a98355456066b5a30063e3965ccde46">  233</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a600e7ab73b9d6bbe82bba2cb2056cfd7">  234</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_P2_OFFSET 2</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c0d8740bc5555902d02cd2eec314193">  235</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_P2_CLEAR_MASK 0x0000001c</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c03899597f3f8ce3b72bf00505a2217">  236</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa8262781df05548c78f26253cf049314">  237</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4020436edd18d79707dd45989279b060">  239</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG 0x00000028</span><span class="comment">//PLL_PERI1 Control Register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab869f89aa55aefebdb55861694b6f4f9">  240</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f0631abb4cce476d6d61aac114c894f">  241</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a90b4e76e09a93174e71b0eeb2ae4edf3">  242</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a061bcd98b3d5efd07556177410e7a86e">  243</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb8cd4eda349e6ca5993c0415d1e5629">  244</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49879bbc8d42200881726f392c0ae0c4">  245</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9ecd7be01628c690e58ef2fd24843c69">  246</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2316b5bf2914142e1feeaed205227ecc">  247</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5dfd55f710b67bcffbbd6560de93076f">  248</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a789470524b1971efafbb04ac02654d0e">  249</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a95886a14de78ddf409b0053519d61d20">  250</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2fd0b541dcdf1138b4845981ca207be9">  251</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa3455064880fd950227ed1c04474b01f">  252</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a062740d57c8138070e13500eee87a7f9">  253</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a39eeaa3197abefc7d705eec92f123d0e">  254</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef6003cc49d5793e548f89fc1d40a05b">  255</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab19f917fc9473b872b96895965d05b3f">  256</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a640bf795a6ef74975b1e847935717f27">  257</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a546d50b05ee5986986e4fc2fd28cf99e">  258</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b491cf95bbd7d5b5b7d92fbe1301184">  259</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abda3763bcdd0f77c5fa67590d21d9f0a">  260</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b4f739f76e1717ab14a2d92f39c3445">  261</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a175e5d56631efeeb0bf05c4d4a3e76e3">  262</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8452e501f48257644d08b590e8f134e5">  263</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae34a7596a5ec070a054e187be1f7113e">  264</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_P1_OFFSET 20</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b5430f53e2cceb09a43dba169f7eddb">  265</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_P1_CLEAR_MASK 0x00700000</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aebe1ea6c6795036da314a9a8c7a05bfd">  266</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_P0_OFFSET 16</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4400e4bc6a30501b300869a902100b9a">  267</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_P0_CLEAR_MASK 0x00070000</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acb2f0e1d8115c291ad8433aad579b891">  268</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad46820a2d0a11b315c0683b0cdf8a296">  269</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6293494ab1f07507726e7e45cbae92ff">  270</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a428a2835306b4b42df24be4d017f954c">  271</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a80b899422124d81f9c821ea8f5de5f0a">  272</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae84c55fba9743623b49a70480fb3fca3">  273</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0dcabd33f65e85606968807be43735b5">  274</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32646b1c97c68789ba6152a0795eaf31">  275</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adb1ea4173168ee7b091beac5031b69ff">  276</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acd74195f8f69e70364142f36ddc134e9">  277</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2a918f3fc35a017776a3a33df50c62d">  278</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6d3c955d7c734ed27b14c2aa19c3228">  279</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_P2_OFFSET 2</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3119508e46917e379051adb6a03430b4">  280</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_P2_CLEAR_MASK 0x0000001c</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f1d193cc19c1d20df22ece313a1aac2">  281</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a741e5efad94a4473c85a299104f33d25">  282</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a13ddc741f1c51e5692dc5e39c7c162f0">  284</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG 0x00000030</span><span class="comment">//PLL_GPU Control Register</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a927893b63ed6f1547c8f0ecff60d6a85">  285</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acb501c48e0eebccbf9a0cf6c8a0eb5a0">  286</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac845f837d4c7f78f20041c396e504a04">  287</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad716f29d18196dd98ca734f848d0fa0a">  288</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae21e5c2f913945d0d4f4eba61cc1a347">  289</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a7f1d923b21e0fed117f67076121d91">  290</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf8bfe72f6d6af6e3bd328ca19440e67">  291</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b2bd091f7b61f6795e906bc1b02d1a4">  292</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a281e55463dddb6ddeb146d095ec05625">  293</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa647a4c14d462b045f803e50f653dd3e">  294</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aab6ab9ea36ec352fae464fc4fe5ad2a1">  295</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20b5e294def13ddb106807ed3b6c6822">  296</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9cc60c06cd46f9ae5ceaf10575106855">  297</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aabc9b4d7a2812c1bc9438462d87eb70c">  298</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a808df15059718e5f0559550f65db16a7">  299</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7fa60c89037a5a339a3f9fbf548b335e">  300</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a09d89c3213d8eb67437a139822d8a309">  301</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a063ced5f9ecd5a171668a34280e337da">  302</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0012cb7300b5bb6ff1b2e88bb1b6bec5">  303</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af59162064c26b54fb2819043a654c8dc">  304</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29b73351a8bd3a5bbb14eab4be12dd45">  305</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0518771003024cf6e5866567df117b5d">  306</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92a6f22603d2118b645ba0057255c8df">  307</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aefa439dcfe43a9b45a3620f6e3a4b063">  308</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa9d7163238efb7f7eca9f4619552fb05">  309</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a36d175af0ee0354e4f184c18e6526010">  310</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa93119bde5c0064ce6686f805ea660e0">  311</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0298df62d4696235a387b3cdc40d4e8b">  312</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19a7e42e294cfb2266c3840b1f623bb4">  313</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2b93b6a4b0a1771868b6709999aa3a39">  314</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a03f0da309349f5614ab0a4634390d5b4">  315</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84ad3cf55fe7408a736b9db06d89e91d">  316</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f83f55270b46f9de3c358127fe865d7">  317</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef45edc6fba3d6704fc93de973dd4797">  318</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6347bb8c988f2eb4837e155f04c82d77">  319</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a04680864c61524bd0183f633a80514d8">  320</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3dd774f3d5e0c6be22be2af3918894a7">  321</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a79c2960689afa1d4179aa60670b98eac">  322</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb5028ab81fe5d9c6091a27eea95c4e3">  323</a></span>&#160;<span class="preprocessor">#define PLL_GPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9f7bfea145f48a1af3f159cfdb49298">  325</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG 0x00000040</span><span class="comment">//PLL_VIDEO0 Control Register</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a25bfe60a2ee321dee001c4434f0f275c">  326</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3fc3f340b9344fddac70e0c769d9b577">  327</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0479dd3eb78dd8bb9f32307bd7c2b6bd">  328</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a820f519235890d1267f0d37599a5d909">  329</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abd086cf76d869f7d6e98022fbd4ae4b2">  330</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29b8d53cfb75c5f4a9f2b9b66b29e3d9">  331</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af1bc9f8dc5306250f6915949f8827b35">  332</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a128e6bedf03763d561b059d400f6dac4">  333</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a25dd99b1c660b09807c1a7a8d2b9a0a0">  334</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a265a1304f8279080890974e93dff4d2a">  335</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a06dbaf1f8c7d4d85da99fc2ff6ffa70f">  336</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a295e372c5d0d5f5b1a37e5d6c3fdfb01">  337</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a294949f98af4266093edcdf9213b80cc">  338</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e61d962aa49f2bcb1b9d7c63358ef86">  339</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a106243506f98b92c5d233123aa17a7ec">  340</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac4483e1d899ddc14b012d7419192a045">  341</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4aa29f5040e5ec8c17e67feaa96fa4c">  342</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5e35102c1969b0411c54469cc430268">  343</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2409e6195eae2edcdbed4bb83b92f3a">  344</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e5f4b5271249ea439813a7785bfcdba">  345</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38935d7a7a9fe6b5397e5d512fff8b13">  346</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a07607d654251d77adabeeaf33d1f19db">  347</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01c9d6221e87ef38594479075f9df706">  348</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af7ff3573cd95e8e3d07047fedbfae949">  349</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3187c0af1a7341251e54242bbe17d817">  350</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7098f80ee691d74f4af8211e5442c46e">  351</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1c361e85b8bbeaa42988e268f2a170f2">  352</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a70a9404ea84629dcb12b5c70272d70">  353</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f4464f6b3dc423959bbd43a44f5fca4">  354</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a725e58f30279fb8bc36f801b6b4d8c12">  355</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8443bfa31b1c93b631ee7c751d488ee2">  356</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55925ccc84338599539dd043284a7d83">  357</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe307c34c89edb29d762f8e1e61d0cb8">  358</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab75f4e44a173ae5683817afa99e226fa">  359</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a74bcc39d45d78c2c54f5a49016a78930">  360</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5f8438d3d20e3daffc18a39b17cf538a">  361</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a90b329249fcb669f2d17549e5c0aded2">  362</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adff8f91b230a24570406e814a2014e8b">  363</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa410bb1e08b708bcb4fc2aaf8e8a2a7">  364</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41c0e264b339cfa0a36e2ccd27feee00">  366</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG 0x00000048</span><span class="comment">//PLL_VIDEO1 Control Register</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b9a0f719ef86777804a5ed34151d6f2">  367</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea698a54002877124ad48b88fbce6179">  368</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2312da4b468724ac7a99da875457af3d">  369</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b3f411e19ed530958b8aebdb07e9b7f">  370</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01139cbda8f300935c709096a066e468">  371</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17fac28ad65b3268c8df5d0a3f51be73">  372</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a127c15531b10836b5f30e3e6250de02f">  373</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a34c2fadbeac26aac62f3172e289a2083">  374</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb2239e659ece039f9fe77cdac0eb9ab">  375</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace89cf1f8d7bbd6f871e3ad1e8c01856">  376</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84520be0a669243212f9169fd7dccbf7">  377</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a842b616e14453e1db68c9885cb97d989">  378</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a39c1541319b9741a063e8380865613a4">  379</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9bcfa95a691e9dc194f9cfc4d9e2b467">  380</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab5c9eec0d7d76a9ff83b803dc5aba2e6">  381</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a14edd3b6a4dc08f004d1efa3d4ccc017">  382</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa7434dfa700f74d9b24c96dea31c2cef">  383</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed5eac6f10ecfd13e56b61e9a6859faf">  384</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a06c465012127c2c101c0aa1cd6988d55">  385</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3205100489854744affdd8a4d5c3fe3c">  386</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab5660dd5107ba1d7075417ee7312fc48">  387</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad411122a34b9043fbd04b98f829e8b6a">  388</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a75fe1fde61afdfe88f5280786b5981bd">  389</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f6c15793388e57a24eef4b06ab59abd">  390</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a69b30de7659597fabffa736421cbe96d">  391</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af94ce40da229a3331ccaa1b9059d28a9">  392</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1ace98c0ec66dfed3426b8e3f077c6c">  393</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ef389d95802c5ac33b714ae0eff34af">  394</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abde9ce36ca4fd6b74c977a0dbff1290d">  395</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae9549338e156f7e41bcbd69b5abf96d">  396</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a70b67617b0e9b75249a03d042d47ed2f">  397</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a451bce02bdb152772f20698155a094a6">  398</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a43efb4d1849ee08983e172d9ba1ac63b">  399</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4cb3ca8516f8303deab3cd3911e58f8b">  400</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab8567af039907ff3497b98a8a36fa064">  401</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ef472ea2d74746f1d09a44579b08749">  402</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a09c25a0f6db42a1d8de885337375273e">  403</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a702c4a8719c60945114b2395a0e9b6f2">  404</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae39a2ec60f429cb9d730d9eca2ff4a1c">  405</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9e47132baaa9ad08c72f374c6a5176b">  407</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG 0x00000050</span><span class="comment">//PLL_VIDEO2 Control Register</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a80a31bebec4581f142828e74c937fd2d">  408</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a95978d0f6c000ac2bc50586afe9427d3">  409</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d4bc9f8f667dd8d9aba680a5630db36">  410</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed3204ee3ca2ed4f5e51afa1406385a4">  411</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac31af2df199913a081e99e40ceaf0208">  412</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a964039a6f12b667eee65dbbcda3efd9b">  413</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b378d5f7e3e25576a1c5076b3552e0e">  414</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad55e97fe76fca34e213ae6e998339f6a">  415</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a05352402e008b3c041dfbd0545c535e1">  416</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3770105c83374f27121e3d67f929977f">  417</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a387c75d51a990c53ad58491843edfa9e">  418</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5f95ce5b889cdcd2e3639575bc775bf5">  419</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2fd1bbf38dd6cae2a912bb3b0195456">  420</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab12755e0188c8458826120c16be65074">  421</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af481e35f321bc23ea96665c10b3640b1">  422</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae03e4211e74708d6f8381ac97c1c8681">  423</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0115f89255789fa0c3483ab128f3b703">  424</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1f11b81f52564b426704e2f3f5ff6be7">  425</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4ee532541022482a248b825191a9e3c">  426</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a31b0d8290d2d817d4dbc2d7330c9a339">  427</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89e35694f5a0b3de4523c983af0b50d8">  428</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3477960798b643adb2aa3ca52bb200b2">  429</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a374cd893d8578dd743363f132d7b664a">  430</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a58b72dc941036efc05b4e6a118b8aba7">  431</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2a40c5c040987a06e1535c968adb1a6f">  432</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3720c50e608b325ef3e6f023df4b2a04">  433</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a386c51511e78c9235e00f8a2c2f7e908">  434</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab19d6e9f42457ee8896d8d419a949be2">  435</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5bc7522ed2848ef624e94e3c0b1e3855">  436</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab0d30d4620fc3268837dea6cb11bd74c">  437</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a79d111c13cf9576b788798766f84f81e">  438</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a174a0016115b5b25958295eeeb67e27a">  439</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a58c864045c3caf5a9505764b0cc58507">  440</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afbfd90381daf1b1119d164983b7c422b">  441</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a717a745db030991b33827ccef60627a8">  442</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8416e1d38fb38545b5cb6b75bbf84fef">  443</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a126876a4ea42a000cc01aecf771444ae">  444</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af864e98966fe07065fd57d294a10446e">  445</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3477494dfb81127b8e83a03924145df4">  446</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160; </div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a45e232ac057ba8a63dadc92b8682ac46">  448</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG 0x00000058</span><span class="comment">//PLL_VE Control Register</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7dca098cfe7a98d527bda74b74b47c9">  449</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff5746e60574bf15c84968a219936fcc">  450</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a332eeb4a26c577d4bf211099292eabe7">  451</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26af11a115ea9e9506f4ca10d113bf09">  452</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adec090817c2731b2884037090c73ad60">  453</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abe154a32d57467b85896192c5d32d65d">  454</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab88e9a3a6a1d8e9fb48eab7bfe29bc0d">  455</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf8574c251ee187a11210d6bdd4d2a52">  456</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a73d3f9610df06cba465e22f294f5beae">  457</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb91f5ab180a0eb97d78b8b0b866103a">  458</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4987085501c7c2b5062ca64a16799fcf">  459</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38986b09f7d6597e3ecba7a050245f37">  460</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aece2b434867e81a5ccc4e1ffb6604953">  461</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7fd3aa3f7c56ab7bca08049f723264fe">  462</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7003bb856429c8e68120eb2700c0a03c">  463</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29d35596186bc38c1420df48540defdd">  464</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a981f1b8a45a79906db6f767e6438c397">  465</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a98026c1c912085f9e10e0d252e8dc776">  466</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb3f0642205ee2a865b04c81e58ae380">  467</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1435375caddbf5af194f8cbf2cd33389">  468</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a61589847dcf22e79c4e62780ed55122d">  469</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a153528c06e7d4c9d8e330d363bcbe7a1">  470</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a130bf81041d461933e7a4c886b5c82de">  471</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a647be045fa037236aadd0fd170edd812">  472</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a843468f2fa50a2e094beb9a552c1f9ec">  473</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7289dc8b75cb4d5d4bafbb485e2ff5e3">  474</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac13741186c5801b4712e200ba4665dec">  475</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ada4f30eb22f44718a9b1533439efb32d">  476</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6df696cb007f60104599bb4ff18cc7d7">  477</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab0e99e5d4c0a3a750c67cda4189a5ec4">  478</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a50944329f41bbcb0204c84c3a82e5a4c">  479</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a792817065daafcf3dca73e9fab5eb020">  480</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a18c1cb848b2fcbe849dbadc04bc6f08d">  481</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4c7b2c7180a1e64398a4c02afddeb5ec">  482</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a4e2ce17eb0f869cbf8dc5de20a696d">  483</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e6bfe95a608673ffc531e4e257a4cc8">  484</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0106ddc516d4a6de30088cf2bd402ea3">  485</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0daf9abfb2d99ce2e0c4256a3a7874bc">  486</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6890a066eecacace9975729ecb27acd2">  487</a></span>&#160;<span class="preprocessor">#define PLL_VE_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4d3b476f649f3cc5bb13aee8440cf268">  489</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG 0x00000068</span><span class="comment">//PLL_VIDEO3 Control Register</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97e52118ee43a6db3cc54f677868d829">  490</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a12b7238a38df694302de84dceabe0c4b">  491</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89fbc0294d2495f14c8948a7ec298c33">  492</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8fbce85572267963d2b760f25bfea42b">  493</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10baecf5030e2c6e2ac92b1934664c4f">  494</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adb57590539781d1037dce8cbcd67dc97">  495</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5fa4ef9f58a204906ed663429281a404">  496</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4f6c4cbf87a0926b0e842078b6d55f9">  497</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af895b92ef5cdea8967e9724c397d1fef">  498</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a031ef7cbcee096a2ccf0fb8274d35980">  499</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a18fea4101e2d6858c01a2956d4f9b4f2">  500</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d0d50f688ab476cfd9f77fe2d4a5c43">  501</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a64aedfeabd4173c88eb32fdc72b738d8">  502</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5a0cbe9bae7dedf01fd6a3d3544fc951">  503</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab59a1cf911a4cf44f7b266453e28fb9f">  504</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a60220851378f7fa2254ee5f55a67b89a">  505</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac0e73da5417f5ad8838a352ba2b562ec">  506</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afcc9084183914a8ef3b028113f337f59">  507</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a63e9d4ac5944993ac2203ecdbca85c61">  508</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6a0d2bc8d9d8ac03abdea9f154bd202">  509</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e7e5e23b91d14b27b17b282c612dece">  510</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0eb84a03189639eddce37f5b86e84349">  511</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8326a2813dbec5d4663a1342fe478801">  512</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a18d462624a693b52213c1265f9ccebb1">  513</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd2e11094a544f9deb38c07ec6259cb6">  514</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a293404d6a6dfec8e5258d04d05d55eee">  515</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad01aa75f88a50cb9b49c5c87500d03b0">  516</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3fef9cace54719a141a319b99be73020">  517</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a108957b411e42063a8786891cf79170a">  518</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9dc7739a2dc6e6660d2c1dac1d8ee8c5">  519</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a887f52b59486169e2b15058143bd2add">  520</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a36a90acccb93dd6138e0ed4337084f70">  521</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0bff13b0ef94b9656744618455b45f30">  522</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed559ce04d35b7d537a375073ab4b151">  523</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac680b03ecf8b8535a37465ea7ba7b507">  524</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afdb9c0f5cdc73a390ae671f472bf9d13">  525</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae5ad81759b01b50b1879124c67743a30">  526</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a73d2b27cebb8b7720422c83064117f22">  527</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd89dec49d4f91316879ece2e1980e5f">  528</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55950c7182127bb179300e89b929dbca">  530</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG 0x00000078</span><span class="comment">//PLL_AUDIO Control Register</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a935a4218dba36e0aedf966bacd5ee049">  531</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa1b8f777c4a01cfbf130f4dce096c37">  532</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab281270b07b4f7653015601355b61d20">  533</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf53ebab1ec8d5bb5240ffd41141b40e">  534</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aacc8b05e3aeeb07cf0f2798ff32bb6c3">  535</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f76b7035b46833d9a4b523a5b55779e">  536</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d679de9193371c655289b6e7e8f8515">  537</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26df02bb726809af9429b3bc488b7124">  538</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52d70fb9c3c09a77e43451775e8f6b2d">  539</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84389763f722a9116181615641724cad">  540</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4852bb4b8ed277efda64a97d97d53af5">  541</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf4d0485d5e3050808c53be79c06de73">  542</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1e4717a22eb8a26a9a4f93138358f9fc">  543</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa0749d37e461f9e39daa8260442577c2">  544</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5fbac16e878309cfdd1673c6eb01bbda">  545</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d459a8d840906da6ea760072a02c0e8">  546</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b929de907a53701b290bdb3e2335881">  547</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a85c229b5df19eb31df1c37566454f2ba">  548</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9c3ff497ba8c2a23931374498e7ac1d9">  549</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a70db2657c5af18573553696385c5ba37">  550</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd2f7c3dd55e85723730d5d2e232469a">  551</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b6a2e3565292bb531ee2336dcc34450">  552</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ffb63f5b3297f780944d8ad68b2283f">  553</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10727fb9893646122f5e64e14c9f8c5f">  554</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a58fcd77d99cd7379af7e1bde0a2c11f9">  555</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_P_OFFSET 16</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a91ed86118ee578ffc3e6d7c5098253b0">  556</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_P_CLEAR_MASK 0x003f0000</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa95f1557cd47a1f90530461b3a788abc">  557</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf76743d4daf0a3d72dac0a855509264">  558</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae93e020c2644c1a4eae764cb4d912c45">  559</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aacdfccacffe51fe9076c1c4778a9c9fe">  560</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2677d6b727356ffd45849625b18b1d2e">  561</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ff19becc67e816dd760f6b95c6bc4f8">  562</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac4fdd4cfb6ad605bcc5a0b0ce325daee">  563</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5d5238124e64e38e9c96f4225d65331">  564</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8793f65692d204f822b4ab5ef6ea6139">  565</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#accc7e37c4a6790210157bf213d432fff">  566</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a678dfcef02992e6460f35d97f0ac1637">  567</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6bd2f48f81135a8618f1c79e0796a8bc">  568</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afcebf919ad53275724fb8660b6a9eef3">  569</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf913079a57fae1a37bafcecbda608b9">  570</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a58ab168e9634a543aad2d1e7b6ab5c16">  571</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10f29e9b09d4c625d7d8ac94bc9b2be2">  573</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG 0x00000080</span><span class="comment">//PLL_NPU Control Register</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a949f8e7ca2a1f5b807111ac70cb8d8af">  574</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_EN_OFFSET 31</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a106c40c65d44534e794c5144da3b17f8">  575</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1150b5e4176691c12a2bdb85669fafee">  576</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1b9f146c53152a208b6cb919d3a5206a">  577</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9103813c792c2a0ef3b0a11be359af8d">  578</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_OFFSET 30</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19f3d7a9f1755fb95faf7a88244462e6">  579</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4622a34023726f155e504012e3f50daa">  580</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a99ff26fd4715c778fad7fd823a2b7750">  581</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LDO_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a298da2aa53021cbe656f00c40499da42">  582</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_OFFSET 29</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a139fbc9d7cdf0218b655ad182c4fcb91">  583</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a494cd4f80ba295145c030ae9ec46873f">  584</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_DISABLE 0x0</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e8dcfa2ecba3043aeb9df786088782f">  585</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_ENABLE_ENABLE 0x1</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6820684d368b2d6bde392e0e604443b9">  586</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_OFFSET 28</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a85577047d32bb86a792821de6da61588">  587</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac815cf3aa47879937323bff1df4a4b84">  588</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_UNLOCKED 0x0</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8023c8ed09119a7dc0e1b299622302b3">  589</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_LOCK_LOCKED__IT_INDICATES_THAT_THE_PLL_HAS_BEEN_STABLE 0x1</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a54aa21938de37756c85cdf00050e4597">  590</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_OFFSET 27</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab05fbe94415c62f695f271e0711cbb14">  591</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a465b048fdf7d77abb6b30c860955276f">  592</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_DISABLE 0x0</span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae455cb094ddc5e19d168dc8a59e21bc9">  593</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_GATE_ENABLE 0x1</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae08e47b0f2f0bad1884c0c24bfdaf659">  594</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_OFFSET 24</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7be9ad2682c8e431dc75d01303273cd">  595</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e82afa1b000f0fe6647df699bf46f90">  596</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa419c597622c0ae7d612b101d226cdb8">  597</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_SDM_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4961e3ad4d9c8aa981451697c17b6d04">  598</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_N_OFFSET 8</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad2f04a4dff26030b3e6e9923f9317019">  599</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_N_CLEAR_MASK 0x0000ff00</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5472133af6efa36e51dc109beb53c357">  600</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_OFFSET 6</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6b8614f8f0401494f3ea033a46c51177">  601</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_CLEAR_MASK 0x000000c0</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d29c06e0ab9744a0d19108574256ea8">  602</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_21_29_CLOCK_CYCLES 0x00</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38e4942d94115449d3b166ce29aaed0e">  603</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_22_28_CLOCK_CYCLES 0x01</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af77150c35e01e5595c1b2853feb2d27a">  604</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_UNLOCK_MDSEL_20_30_CLOCK_CYCLES 0x10</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af91e542c060d9bb611ec3b46f736b0a9">  605</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_OFFSET 5</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6bb4f4a383c42d55567b417aa49ecc30">  606</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac26421904a31d5e616744b3ef6a2bebe">  607</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_24_26_CLOCK_CYCLES 0x0</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9aab1c56f6cc33368e7dba0a4b0985e">  608</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_LOCK_MDSEL_23_27_CLOCK_CYCLES 0x1</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0758d4af73719c69c2c589e829aefa92">  609</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_OFFSET 1</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d0bb98229b281b5c0056d5dcfd76843">  610</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_INPUT_DIV2_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a506703caf386e926fb7ce67033ddae0f">  611</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_OFFSET 0</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeabd98b56ba39cba965abb645a2614c7">  612</a></span>&#160;<span class="preprocessor">#define PLL_NPU_CTRL_REG_PLL_OUTPUT_DIV2_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7f97c72c3f9640a218f98ee6fa17ca24">  614</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG 0x00000110</span><span class="comment">//PLL_DDR Pattern0 Control Register</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a56795c9731f00b67992fd56471dd2092">  615</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8c7c2d9dc151e1cc99e27d47e98efcdb">  616</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae883e761581a363d7e148b41a8a07f5">  617</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a11d8c26e516c1201f1ef83fc7a0dddd9">  618</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26aecff187c2db66cc05e9c4bad8ae1c">  619</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a699159380ac6a64b03954eccae9a1f64">  620</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a715a72ca4cc3adf9ad4a041726c250c6">  621</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f723e09b3cf632e3d0ee0e433d5951b">  622</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4d878343837af445ed4da27213b625d">  623</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a927715b91d63970c28e443b1f31d8543">  624</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8059e9922b427cbe240b04f6988d0447">  625</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0a715924f857d93d1181c9e0ea55f8b2">  626</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7dd475c330d473118e978e50f4db5130">  627</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ade11ffe26361a08977e2891e8622293f">  628</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff39db46628a6510b0d5844b1497afaa">  629</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a28576cb453865bf75202556aa2877e40">  630</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21ad32511e08a7d13a7ba2e79fccc67d">  631</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c7d507b9eefc31cbbdf0f1fc81ffb40">  632</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac5f8ea7b41d28e8697bf0cfd681107b">  633</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33ff24ed31f0abc7c431329ab38e5a4d">  634</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a11459f3de745638fd49f70832fbc0f83">  635</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8180d813048a61c657b82a3031e7b45a">  636</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a198f4a358b7eb1cf591aa1c2a99c7d4d">  638</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG 0x00000114</span><span class="comment">//PLL_DDR Pattern1 Control Register</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad610b71019b9a6bb970ade4e999b6d77">  639</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4aa6925d7ba9fe2756d67aadbb0f842">  640</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38d55d26d8104b9cba8305e30b7260ef">  641</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa732e94b630a3eb23234a49e9cc29714">  642</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a45b8ddbd5edd1c264e41ad94d97fd78b">  643</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acb2a010bac1fad954ce30ef0668a8cd3">  644</a></span>&#160;<span class="preprocessor">#define PLL_DDR_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee5e8630b240dee2f9de371aebbad18f">  646</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG 0x00000120</span><span class="comment">//PLL_PERI0 Pattern0 Control Register</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0f31fcda8ab2431d16c150c27be72d9c">  647</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a004585fd0a5a2d5400b67306c9fdf4c0">  648</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8c38dbb4df19e31d2f0ee787f4f8e728">  649</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abd0b4ffa5c506321c5516e4b8cca1ad9">  650</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9fe0135aa729f8d2d24a178c13045ab2">  651</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0930faff2640621b96921d44c11875d6">  652</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad16150bf6de6c5235cf5c99c4ab51a9a">  653</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41167d4aca3b85e568bf6a65d4b7b526">  654</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1c559365460a778b3b8ed8c69103aa31">  655</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a077ee7bb89897137498a4f67800db258">  656</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d00f932b55b67ed6ad7beed59e6fb38">  657</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a007aeec0c3bdbef20967490d9904c754">  658</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0cd5223c649a12aca62978f481629649">  659</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a608e481b3739b85fd8d351d16fcc1fd1">  660</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32c7fde3960eb82e5da7adb723696b95">  661</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a312e4803b4073c22fffcc74916169fb8">  662</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea7b29a0c0d81eab71d8e729ee6aef86">  663</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6fef15667f16470695e6b9ca1a9f8a3">  664</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a54bfb511bc791d6288125eddfdc5475a">  665</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d643dbaac3f34580f33c6515445e9a6">  666</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abdc797280bf63ef117958c30283e3b81">  667</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10c7c3aa95af8acebe9f98af7d22693c">  668</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160; </div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d8ca747d4ea70b057645b2ab858ff7e">  670</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG 0x00000124</span><span class="comment">//PLL_PERI0 Pattern1 Control Register</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c72f4f78d6b1e3f918321e4128011f7">  671</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaeb9a1b9550bab5fe607943cbecf5605">  672</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65e9833383eafe9a29e91a2156114918">  673</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c1bf31dd96acffd0f0708246bdb701f">  674</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d6e402b01fb083678212d48769df8cf">  675</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f844eb2f92a8d8c4a67e933643b170a">  676</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9bd0bcefb7e0673342e0a562900443b3">  678</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG 0x00000128</span><span class="comment">//PLL_PERI1 Pattern0 Control Register</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae3f811079311248bc281dabccf1877f9">  679</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6368668aabd1786cd44d0d4d25277a96">  680</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a82f0f40ded78ffa0578a7d9326e0a612">  681</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb25f07eb50d3ea0586d0c6c67a1f8f7">  682</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afafa04aedf76e877ea391cdb15fe1bad">  683</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab82da14dc922592233c6bde0ee4b5e6d">  684</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a941622aa03e8c739bb192790664c7559">  685</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a648e6a2613651d8f01a028f9b04bd587">  686</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b3a35c28495ef3428f532bb521c7740">  687</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a18caf05239fc44910f41b912704f38">  688</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b739aedc3c5b307d4d811651ceb6ff5">  689</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeb64fa001782a91ba21057ed951308b1">  690</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d605a3bc755cd150945686340fe756b">  691</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa8c9470de14b12aa1b45eb27dcdbe444">  692</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7a9ec90473c4a081ff3acb97a10f300">  693</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a78a235664372f7a377663e82b21f7040">  694</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6364e445053d4f7deaa76ed6773dc57c">  695</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1755ffbcaeb444cc4e95f72416975fee">  696</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf8b49ffc497c5c09ace2a29317dcc71">  697</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a23caf20936335f2978c4c690f36f8557">  698</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac568144912eedb433c3c04125ecf6738">  699</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a411d78ee93baffd306780f759c2cd89f">  700</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a96d5d172d5ea085df1b25c77e607833d">  702</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG 0x0000012c</span><span class="comment">//PLL_PERI1 Pattern1 Control Register</span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adab82dfcb1e54693c8aa203b744ffbf2">  703</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a300b4418940aa7248dd00a3a3cb88499">  704</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c337d401c68c6d4a6671856ffa2e7e7">  705</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab67ac0f2c6f37fbf6834c7a6e2b8b762">  706</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9acd24aceb5ffd5b8858f0f02cf991a8">  707</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae21ed5fcc9dd54823111b07c0383f4a8">  708</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0a3b3d335595343320e83e14ae4b796">  710</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG 0x00000130</span><span class="comment">//PLL_GPU Pattern0 Control Register</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab26eabb0d47eca9cda772f41083105d0">  711</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afddcb1daabee2b8b8cf8a6295eff6cd2">  712</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab381fc5c5d321b08fe3a9e1ec57b3091">  713</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9c6972a9524346f444021ff9f8622cb8">  714</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff2dbd1b73abe782b28ed449c7b7cea1">  715</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a744a9ed4de1e49142ea0628f86aec29b">  716</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a09ebc7f06ec2d711490b0390b7ebf25b">  717</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5cb594f5df78dece88ea896d3ba23618">  718</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acadc038e8e0c99619a7563f76899b94c">  719</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26579e05c1e0ffca013cd63f069d3cdc">  720</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b1412c88b364235d7b6480a566f655d">  721</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c1967651c3bf3897961f6debae86c68">  722</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac270e2538b0514ec5a6e2611446d8720">  723</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa4b90530a2527d6a2da35e1440ee7e5f">  724</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a447fb5bfeba3fb2e4c28a7d5fade8e01">  725</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa9f2e2b03f37fda86c5a4dd14c1ef967">  726</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a04ebe3489bd3af981ea47a1acb93843b">  727</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20dd6630942ea5b3a6a8446bbbb116f2">  728</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abae940b134ea654b263f86731d0f74de">  729</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef0c547f0c5d8605cba3ff1d7610544e">  730</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa1dbe06e7c01db9300f04985a056af92">  731</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c8f6f0433dd809a96695eabccc660a7">  732</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160; </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae07889f323410eaf8050888c645527b8">  734</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG 0x00000134</span><span class="comment">//PLL_GPU Pattern1 Control Register</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4722704b0f762829b7244992f9c642e5">  735</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0de427acaa9b399919049b0a505bcb8d">  736</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a211c9ca9330193b1410bff7dc8e95dc6">  737</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a900447de85bb17b7c9495f460f705318">  738</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6adf1ed7eb0bbdf49a9691782a10f2ed">  739</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c4b3f62a5749aac02aecfb5cdc656c8">  740</a></span>&#160;<span class="preprocessor">#define PLL_GPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a04dcfd392f2ea66331be5d7ab465bd1b">  742</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG 0x00000140</span><span class="comment">//PLL_VIDEO0 Pattern0 Control Register</span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5c37cb661d05763ecdbc16c50f425e4e">  743</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a70f34434c3c71cf90adf5d6cdcc7793b">  744</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ca7fcc28daeec3a58692480abb1b14c">  745</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f3345801e3a887e1c43f6b5c077a2dd">  746</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a847cd1fe864d77395776681617b3ab98">  747</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a44d242a10bc1fd86a3dc843a8b95aa5b">  748</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abec82d7b1cb0674ff5f213eeba38e24c">  749</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa282a9f29b21d560171144dcb8167d6c">  750</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e0eb6c4b1a69e05c00073915d90dc58">  751</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a23f7885d37c102c366be208388b02c">  752</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ff83f6284af07496f568988fe7f3086">  753</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af0af6873dedb65df1392e5582d8ddbdc">  754</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa62f79d9c67deb6e05c47dfcab3811e7">  755</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7150f8570749e02de290e556990c62c">  756</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a390856d015ab224b17688d7213db47">  757</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2264217442516e31fce7cc57e3c516c1">  758</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac73f545b5b396cf82bee48bb944c8afd">  759</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a467145362d36f46dc5b4a76f2742ce95">  760</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b24b3b9bd5e49303dd10dc40efa5dbc">  761</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aacceaccee84d9bc1f9bc06832875860a">  762</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0f664540cc97579b21d74d48f675cb7">  763</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af915084d2154e10c7458064cb3ce4146">  764</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a99dae7dd4be9c752614c8c5afd77d616">  766</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG 0x00000144</span><span class="comment">//PLL_VIDEO0 Pattern1 Control Register</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acfdb5a74298af3442154225a7a6c500f">  767</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a48ac0e5e98f3f8ce837ead4057404fbd">  768</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a0501b8aecf472debb9833bd61fe53e">  769</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a59d9c2216e2e1e3893962d2197471a22">  770</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a74cab1dafe1af4b810f0a1c4c3966641">  771</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7ebce51ea1259efb39978c6358ea69c">  772</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52ff532cde76cbd03a4fad6a868ccd28">  774</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG 0x00000148</span><span class="comment">//PLL_VIDEO1 Pattern0 Control Register</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6cba66d13451975a3f2e144c8bc1908f">  775</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a771e8fba2254859e648b6387e4fd92fe">  776</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afbaea780243a9fb16124aebfc12a35c6">  777</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5e66bf36bd32c197d17f2d83097e0595">  778</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab070c87ac063b3ca9772e3b3eb2a5df1">  779</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abceea828c2c9e18554939a9ad435f805">  780</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3e52ed7afdf648bec3890e8a3714f66e">  781</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2f2b640810fe4bc427beab8bf9f7372">  782</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5bbc34eb26299a68ad5c0868c22b7215">  783</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae51763f4614547bca657f774b181aaad">  784</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb3f5f0414348fa3f7eed8ba6c8586f2">  785</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc972666e9eaf4f90a6d2a7d4b172588">  786</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af4fdb8b63d329c45429c533a5ce3d992">  787</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab3a0d20a7132516e83440f9e22e00e0f">  788</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adc18425339d1b313b7b08fee56df22fd">  789</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad6f6c9495e7f9ae29868ee2e9f6c7578">  790</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac0865639ec29b4f00a4421a5c9da3004">  791</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa11feb63cbd423103e6e8bd2e7d63a9">  792</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1836dcddde5b1cceed21bbe5d3f3ea0c">  793</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af8be4690c5e587184e1e5630f885e8ae">  794</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2e15400042dde8e8b96746e6f343c5c">  795</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af7d61cb9f424242e1a57f4277fa85328">  796</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae03550968be8c3f31efc7947a7be1c01">  798</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG 0x0000014c</span><span class="comment">//PLL_VIDEO1 Pattern1 Control Register</span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a980bdf5d582a6ce8d30c14276c00f800">  799</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9fce30279122632bc93bd9bf3804816">  800</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a81b945eeceb9d7a6527c5ff05121aef8">  801</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e42227588c3439178394ee8840dc219">  802</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9c4d0eac5549a7e61a2626cb5731ed14">  803</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa9a32c98de6351c5431efe25ae71a83d">  804</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a14d3baffda64a880e0d34eed7edb83ac">  806</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG 0x00000150</span><span class="comment">//PLL_VIDEO2 Pattern0 Control Register</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af320f9a5ac406b2ae2e494abd61839ee">  807</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a323d46670d5c78b83fb5e19239d57c42">  808</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aad2d1f1c7b940abbdbb9783409d83f58">  809</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac56c6eda9c170f18989f85029409f1d2">  810</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae476d284bad8c30cc61f5a00d5182f19">  811</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9c0b991c59aa2f57e9beaa4a1fb3ab4">  812</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa7f904dcf0c1654496d05385746448cd">  813</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a974bedfd4910412f55922119fb657705">  814</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed2169e48c14a77a27139113d954efda">  815</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a70b5dd3a9bbbb22517147d778f3a03be">  816</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a63d3fed954d47bdd24cdc22d15bc875a">  817</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f5ad0de0b83cf0a41c47cbf93b77fa0">  818</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac8acc0d5888d26b702dc934669611608">  819</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e26a0ba3ce1de44e47b971201cd83bf">  820</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa18bc5d5d804529f5cb6eaab6398579e">  821</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aefdf170b530c99aa3c22e08004716031">  822</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4587dd450490a9e148839f2fe48ea96b">  823</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a31e75e9d27aa79dfdd675ee2c5d6e3">  824</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a808724445789d28c2de5ce6442d5a8e4">  825</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a024bfa71513573e78fab2d8d54ef28b6">  826</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5adc8ceda365d608f2491046b9874b5a">  827</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aedeea371c8221662b1d7554d18ee6f64">  828</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca8b8f6bd5cb5109427a115c666593a2">  830</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG 0x00000154</span><span class="comment">//PLL_VIDEO2 Pattern1 Control Register</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae3856171d71c618fcfcd0a92d660475a">  831</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afec8725132c66105b8ae2601117c04fb">  832</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3a82b56a03b0460e800b3d46db22b63">  833</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ac6be9170a251798ed642889c76c0cc">  834</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a061f3867965f48b5c679cf20a782fd02">  835</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac6130b70f14a64592f470babecacae0">  836</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3437415474eebf6399843c2c3931da83">  838</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG 0x00000158</span><span class="comment">//PLL_VE Pattern0 Control Register</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a209d0c7baeba5bbd619e379eab9ccd17">  839</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a566aff2e978a5c2072ea3e672d36ea2c">  840</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af267a499f91fb37db810d7b592f925fe">  841</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a31786482301d3e0b28a26fa29ca0a611">  842</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab515cdaa6b5f03bf7e59f787af1f93d9">  843</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa49da40825ece6c444d61c149ba24b23">  844</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac917f58d907f2374aa17b6d45736f69a">  845</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3bc549bd569a8d6c769a5a768fdadd84">  846</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33339070dd4d45a898dd6202c793d8eb">  847</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af4526fae331277b470362a851f1645f3">  848</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aadc0f22bc525cd40b4ae7efb5866ab9f">  849</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc3a87d2dce8f6ca421c186fbf2e77b0">  850</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d1bf1b5a066d1c049871d6fdde266a9">  851</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a85ee2f81ee9cceea0329fba7840a3938">  852</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a85286555858b4406c605b1bdffebbc94">  853</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40bfd989cc6cc82e3428f39b4fdb1cd6">  854</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab10d81c52cc799489f7c6621237cdd89">  855</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a69953ea894548c630f26789dd951a6e6">  856</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af44882ef4092b39eb053b637860e8c3e">  857</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a76d9c168bfad9fabe4070faa732325c7">  858</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acac62fb33db7361c5ca2a551615b8149">  859</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a219c642b6baf9aca08fee27d9a7df9a5">  860</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a016d7c73b48435058e0698e314c849ff">  862</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG 0x0000015c</span><span class="comment">//PLL_VE Pattern1 Control Register</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab32e2b3aa04ee2c12e8523134ec5f743">  863</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5dcf738586b832c7d1a2c9725f61360">  864</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa245029a90c58c175223c20c2cab63e9">  865</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a09aaa58c7c06eebc872dbc4cc94d6ec2">  866</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ad779263e65ce2031360cfe92292cb4">  867</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a915547f19ec0c26612ff11c4ce2980f5">  868</a></span>&#160;<span class="preprocessor">#define PLL_VE_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7019599224f463b91b753515c3bb4725">  870</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG 0x00000168</span><span class="comment">//PLL_VIDEO3 Pattern0 Control Register</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29dacfad3a0a9766b15443b0d318e8c3">  871</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d325b778ec440ae3140e81b4045929e">  872</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6af9462826fa7f3eaefe3dea5957ac06">  873</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3196cddacb1b3ac7ce93a2a584adb351">  874</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a147408b6768d34089388c139a56bc576">  875</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad06d480787f9798ce6e3c327b928c0d5">  876</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9dd86ea49043e7ec30d2021ba4f7f304">  877</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1e1a9ae8ff1f5ac65e1a8ede7774394f">  878</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5d131ff94004a394b926020572085c08">  879</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afda42d60ef7b828431bab23f5f825403">  880</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afef50b4c836e0b9f263a30e70fbae09b">  881</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a25eb18b08e2083e41df151c73c743f3f">  882</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a53d190f38beef6202fb7d9cb82bb86bf">  883</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9e16e0639da32984e82cf591335856ba">  884</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7126c007a8e9e612514be560674d2f5a">  885</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2ac304ecaec7bbda6f9097d8bcbacaa3">  886</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b43be1b6cdd637563be9f80bdf61b0a">  887</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac707a791224627a92fcb87fa27d0140">  888</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1268ebbba06e7845923e74ef9b1ab4ca">  889</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a646135b52ccb0fa960fe09a0e04ff73d">  890</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea2906eb9abd2b4e64812ae7fc262dae">  891</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad571bd35ab224d1c5e66be81dbefe67d">  892</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a108c28dd0ea542f130a71ae6b2b88d86">  894</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG 0x0000016c</span><span class="comment">//PLL_VIDEO3 Pattern1 Control Register</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3746a8cdcc167b4fc0662924a774012c">  895</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b03d079889b4f94d7c03f61aebbcb92">  896</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa72f3012346c066dd87ecee6daf0974">  897</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab3b91e6c9c9f8e0545701a084585c9bb">  898</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a99e79a7ec670ce19d3ec907a218c4049">  899</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a509cacb7e6d08cf9d23a749bc526c91f">  900</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7919f3a42cc62821577fc7ed6b66383">  902</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG 0x00000178</span><span class="comment">//PLL_AUDIO Pattern0 Control Register</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abfd5c8e3f29909799c7a3f3c0032d315">  903</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae04ba3b484373f616af0df310dcd7430">  904</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf0a59523ec13982d699a51c1d95e339">  905</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a243cd1ec9c23892a85e14cc6112d2bb4">  906</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4e4424e329989e22ccb91ca430f0203">  907</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a44e040f714bb75ea47d95b69a4b05fb2">  908</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab401fcd39325558af112eace380eceea">  909</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a12927425a64d58b9b7625a0385ca571f">  910</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad408649c7753aa4d784f37badb186f2b">  911</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1ee39d8adf1ac7c8b3a3d84c01c38ad8">  912</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1b3636e266156d830a8ac48b9d9e9a1">  913</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acbe0c2552d261fc8061621100c37e180">  914</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af569be0162b794371219ccc7b97f2fcc">  915</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a924cf9b278dd25eb11b258915db2d322">  916</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1b3c9807e39150a0b46d18e673365a50">  917</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad281174fd65b2f2550135b9e73ba8c3e">  918</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d44313b5072e6e7e6aecf6874dfc55f">  919</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a805baeb88bea79b8f68d2188da5fdd0a">  920</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a444cd1c48f06dede666bde6baf212768">  921</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a82909141cbca346c6bf6dc60cf7f54d2">  922</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33729662c744d695d7cf1e4718a7d264">  923</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7747733578e10e04f46a0c04575e90f">  924</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160; </div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a402859ae21deb58b51cb9546132162">  926</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG 0x0000017c</span><span class="comment">//PLL_AUDIO Pattern1 Control Register</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeb1e754025f609e5d924f53e6e890980">  927</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae6ed7c7e8d10c516c15fad9ac75ae5dc">  928</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9cf9428fb4016cd7fe95dc5867fe4e19">  929</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea26699227b1754cde826a66b6cc84de">  930</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af39fb28358e555f7ffa0f141b66a791b">  931</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b285cc1b07d01983329b9d3c78f0da7">  932</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae1ece4fce14bbafa45c6b05f170b70b8">  934</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG 0x00000180</span><span class="comment">//PLL_NPU Pattern0 Control Register</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08319497f1dc8ed47e7d8e89f0038971">  935</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_OFFSET 31</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49d69a8dd9e333f8b21ee67e18e036cd">  936</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SIG_DELT_PAT_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e0c0a8600cb660ce648abfcd312459d">  937</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_OFFSET 29</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9333d50ee84beee087199200a6d4edbf">  938</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_CLEAR_MASK 0x60000000</span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4dcc44035be8ae1da751aec06ebd8b5">  939</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_0 0x00</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ab216b18dab337efb614d67587ea4dc">  940</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_DC_1 0x01</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a698a241b6504a4d15c98f1a770fd8a64">  941</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_1BIT 0x10</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac15c4146e3dcf648a9b61f139550c2fe">  942</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SPR_FREQ_MODE_TRIANGULAR_NBIT 0x11</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a134cfacec1d7368505a55f90b8f18418">  943</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_OFFSET 20</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acac80b3725e101e48aa4bd7a7892683c">  944</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_WAVE_STEP_CLEAR_MASK 0x1ff00000</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a98132c2707f6a5461ce4961b535908de">  945</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_OFFSET 19</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a848598bbb198ef629bc35f094535acf8">  946</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c362064b5edd91dbc748086c100087e">  947</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_24MHZ 0x0</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6277fa30dc150f9d490069857548a779">  948</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_SDM_CLK_SEL_12MHZ 0x1</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d89fd43feec22b46a377c51d3e691a0">  949</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_FREQ_OFFSET 17</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a827bfbe1c4947587664b78cde168d329">  950</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_FREQ_CLEAR_MASK 0x00060000</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac167536930cd06ed5cf87da1d66f2f29">  951</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_FREQ_31_5KHZ 0x00</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af45443c1e272043e61409a2ccad8dfbd">  952</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_FREQ_32KHZ 0x01</span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8fcf63687fc0db3883564f6eb0016748">  953</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_FREQ_32_5KHZ 0x10</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8df03b5c0d8ca4f9ff6dfd22422fb979">  954</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_FREQ_33KHZ 0x11</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a708ab57de25dfa2e7b1e72f15e0d7a2b">  955</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_OFFSET 0</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49314e1aa3295941bfdd3deb544c72a6">  956</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT0_CTRL_REG_WAVE_BOT_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1e4c1b820a7f857a300285589de78e6c">  958</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG 0x00000184</span><span class="comment">//PLL_NPU Pattern1 Control Register</span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3bce461dfee099d02472018331f645a6">  959</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG_DITHER_EN_OFFSET 24</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9919aa9ff75cd1cb04eb92beb1e8eff2">  960</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG_DITHER_EN_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a05b9606c0dfb57e3baf70a50460e765a">  961</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG_FRAC_EN_OFFSET 20</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5d2b67eaf863baa67ab544136f1f01e2">  962</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG_FRAC_EN_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afad73e12ec9c610b2d97c4db12edc5ea">  963</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG_FRAC_IN_OFFSET 0</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a69800e62c86672a5d2663706cbcdef64">  964</a></span>&#160;<span class="preprocessor">#define PLL_NPU_PAT1_CTRL_REG_FRAC_IN_CLEAR_MASK 0x0001ffff</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8825881f74bf622bd92c58b7f5b769e0">  966</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_BIAS_REG 0x00000300</span><span class="comment">//PLL_CPU0 Bias Register</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2df8598c8d52c3ad79d47f66ece4b253">  967</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_OFFSET 31</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01a9a0817ebde3ae0e578131eef57bde">  968</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a37c7eddafe2837030d9a052215b96716">  969</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a91ee48341b130d61f0fc5cda19408c84">  970</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160; </div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af5868e9ce8aa91db6350389df26c0a7a">  972</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_BIAS_REG 0x00000308</span><span class="comment">//PLL_CPU1 Bias Register</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad68de2b32ae886380a18b759ed4b30b0">  973</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_OFFSET 31</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3e672b0e29246999e19338f530462e33">  974</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a479bf3c6b7dc7704da5a07a178fcd229">  975</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaafe2460894b44c8e1596dcccf6d656d">  976</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160; </div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2bc26c19570efe1fcce7e103b354b4d8">  978</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_BIAS_REG 0x0000030c</span><span class="comment">//PLL_CPU2 Bias Register</span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29248079f341bd6d3115b4e2f802540f">  979</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_OFFSET 31</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0157b586b6291a4ffd27fc7f31eb7604">  980</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_BIAS_REG_PLL_VCO_RST_IN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0403c68993f50deddc1dd438a0a59bc1">  981</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a886de7717d295ff07f203442550965c8">  982</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adfb592abbe524d7f0358d0f81263552f">  984</a></span>&#160;<span class="preprocessor">#define PLL_DDR_BIAS_REG 0x00000310</span><span class="comment">//PLL_DDR Bias Register</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac8214d09fa93713ba5f2f08a1d22425d">  985</a></span>&#160;<span class="preprocessor">#define PLL_DDR_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afc922945acc2c28054ca76262f7bdca9">  986</a></span>&#160;<span class="preprocessor">#define PLL_DDR_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac00527bba2c6c677c435ef3d3965787d">  988</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_BIAS_REG 0x00000320</span><span class="comment">//PLL_PERI0 Bias Register</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a48528720a44913ff30061657e4a29a2c">  989</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab26f796779ad12ca2315843e1a1089ac">  990</a></span>&#160;<span class="preprocessor">#define PLL_PERI0_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160; </div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a167b7fd6ca761818da7187e8b0e3c713">  992</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_BIAS_REG 0x00000328</span><span class="comment">//PLL_PERI1 Bias Register</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac271e96b7ba34f9c232929d2cf7121d5">  993</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a03e0e551efbc2437927dd5325cd7fc6d">  994</a></span>&#160;<span class="preprocessor">#define PLL_PERI1_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160; </div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66c03d64e39e3f3b324a061d73aaae80">  996</a></span>&#160;<span class="preprocessor">#define PLL_GPU_BIAS_REG 0x00000330</span><span class="comment">//PLL_GPU Bias Register</span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acbdd19d63b4010ec598944ef0c6840e1">  997</a></span>&#160;<span class="preprocessor">#define PLL_GPU_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc1d98c40675c1986c7e6fc9f4557f2b">  998</a></span>&#160;<span class="preprocessor">#define PLL_GPU_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160; </div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a110e39d5449d0fa2e94028b3aad01725"> 1000</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_BIAS_REG 0x00000340</span><span class="comment">//PLL_VIDEO0 Bias Register</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65b14e63f038b2da2b41dd0263cd5d49"> 1001</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad6c6acc80955213624894f8afbff6409"> 1002</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO0_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65a5c0e95a68ca723397b83bece6635b"> 1004</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_BIAS_REG 0x00000348</span><span class="comment">//PLL_VIDEO1 Bias Register</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6b1c1bb607626bef08c7c93b4179b9a5"> 1005</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7ed53f0e5f9db7eb3cf09850a26e2016"> 1006</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO1_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160; </div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abca670bb248c69bad0297530947c96b7"> 1008</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_BIAS_REG 0x00000350</span><span class="comment">//PLL_VIDEO2 Bias Register</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc1146b0659872d2851ba10ff8f96532"> 1009</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a896aae3b53647f2040f511b2c062dac7"> 1010</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO2_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a946643e88d522e400b624339b8c2428a"> 1012</a></span>&#160;<span class="preprocessor">#define PLL_VE_BIAS_REG 0x00000358</span><span class="comment">//PLL_VE Bias Register</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a173c9a37cb8899b7827650f2bd4d2980"> 1013</a></span>&#160;<span class="preprocessor">#define PLL_VE_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af97b1f2db13df5eb13cafaf147e4359f"> 1014</a></span>&#160;<span class="preprocessor">#define PLL_VE_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160; </div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7cbf025f3403f04b9d8d420ddedbdcdf"> 1016</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_BIAS_REG 0x00000368</span><span class="comment">//PLL_VIDEO3 Bias Register</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a168273bb0740a61b9c5b7b86d09985ba"> 1017</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9e6e5b1d4198d8845c6bb67cd2dcd418"> 1018</a></span>&#160;<span class="preprocessor">#define PLL_VIDEO3_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8133cb6bd63cc7db8079b36185a62d2d"> 1020</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_BIAS_REG 0x00000378</span><span class="comment">//PLL_AUDIO Bias Register</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a54c18c55c9e7a35f1d9da187ba34bdb3"> 1021</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a666844a9b08a06ded9dd4f67b526b685"> 1022</a></span>&#160;<span class="preprocessor">#define PLL_AUDIO_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa603a0b6cbbfe30a4851ef33964c2a65"> 1024</a></span>&#160;<span class="preprocessor">#define PLL_NPU_BIAS_REG 0x00000380</span><span class="comment">//PLL_NPU Bias Register</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5956383b171bb36d175d4125a9477a79"> 1025</a></span>&#160;<span class="preprocessor">#define PLL_NPU_BIAS_REG_PLL_CP_OFFSET 16</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52e25ee277a6b3a9b954b2c7afa51f3a"> 1026</a></span>&#160;<span class="preprocessor">#define PLL_NPU_BIAS_REG_PLL_CP_CLEAR_MASK 0x001f0000</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160; </div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae75cab638828df6bf5b4f9fa2bc4be2c"> 1028</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG 0x00000400</span><span class="comment">//PLL_CPU0 Tuning Register</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae04c26cde2986ff9eea86a6f50014a34"> 1029</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_VCO_OFFSET 28</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a46a2683ed68e6d07d64b286a38ebacf7"> 1030</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_VCO_CLEAR_MASK 0x70000000</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f6ab8e9ebd3db9c6b84308ef1b2773d"> 1031</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_VCO_GAIN_OFFSET 24</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab62f32b4e39b712a94328fb4a3c3b779"> 1032</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abaa8b53a89e204d7b73629e89df574e9"> 1033</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_CNT_INT_OFFSET 16</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa6534c882c868a9f52b6d6ecad213acb"> 1034</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_CNT_INT_CLEAR_MASK 0x007f0000</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32b557fd75dccc82cb28142f1d9b6193"> 1035</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_REG_OD_OFFSET 15</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adaadcd3947397252fe3e89a2162590c2"> 1036</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_REG_OD_CLEAR_MASK 0x00008000</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac99659a8e6d71c7cd6bb47755b1c3112"> 1037</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_B_IN_OFFSET 8</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad75d0975b475e344b0dc1666b800f8e7"> 1038</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_B_IN_CLEAR_MASK 0x00007f00</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a82d85ffa44d37be3a9d7ffb38f1a2012"> 1039</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_REG_OD1_OFFSET 7</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a650e2a101f6408ce5bd21200ce6c666e"> 1040</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_REG_OD1_CLEAR_MASK 0x00000080</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af1e5921092b21d8fe48bd1f70c8ebb7c"> 1041</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_B_OUT_OFFSET 0</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2815dfa26856d380ee92b129b025a94c"> 1042</a></span>&#160;<span class="preprocessor">#define PLL_CPU0_TUN_REG_PLL_B_OUT_CLEAR_MASK 0x0000007f</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160; </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a111062a04ce6cc7182695312bf7c742a"> 1044</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG 0x00000408</span><span class="comment">//PLL_CPU1 Tuning Register</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a44cb997fee123443b6c6fee31af0a157"> 1045</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_VCO_OFFSET 28</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0f360e3f3b0e77394acc41c80ed63d4c"> 1046</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_VCO_CLEAR_MASK 0x70000000</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab104cab3f316da94a2680ef54432e050"> 1047</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_VCO_GAIN_OFFSET 24</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f85a8f1c1e261af6fbbbacdcf8f0e2a"> 1048</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a42457dce29fd67f6d0751f4e7cc5ff7b"> 1049</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_CNT_INT_OFFSET 16</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac06af82869ae76ceb3af871d92143ba9"> 1050</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_CNT_INT_CLEAR_MASK 0x007f0000</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a16697a0a9c096313c282012dd90c999e"> 1051</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_REG_OD_OFFSET 15</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a90813f6292167be163e3801c9e311abd"> 1052</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_REG_OD_CLEAR_MASK 0x00008000</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af20888eae26341d2066f2d9a052e84b1"> 1053</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_B_IN_OFFSET 8</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8263cbc5c4c1932dd16821bd9d18aaf6"> 1054</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_B_IN_CLEAR_MASK 0x00007f00</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af90ff280e6b791f68c60ff34b0b4e0a7"> 1055</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_REG_OD1_OFFSET 7</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a359a3a77e6e9069b05db83a0de03c87e"> 1056</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_REG_OD1_CLEAR_MASK 0x00000080</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7e0868c9f1b51231ae61230bbc1117ba"> 1057</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_B_OUT_OFFSET 0</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6eb338d528586d510a16fe544e5d51de"> 1058</a></span>&#160;<span class="preprocessor">#define PLL_CPU1_TUN_REG_PLL_B_OUT_CLEAR_MASK 0x0000007f</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160; </div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca840298b6c11299386edb6d5ac7be71"> 1060</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG 0x0000040c</span><span class="comment">//PLL_CPU2 Tuning Register</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d91b23c6ffb71d208d9637c0c74b616"> 1061</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_VCO_OFFSET 28</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7ac234c3d8f3cf46a55b50b81d1fd64"> 1062</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_VCO_CLEAR_MASK 0x70000000</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7f54e70318cc3a5fee05023a436e8f3e"> 1063</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_VCO_GAIN_OFFSET 24</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a68faa9b256e45908cf6bd5d113e38a44"> 1064</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_VCO_GAIN_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7ea490dd4c896c793027347146c3e3d0"> 1065</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_CNT_INT_OFFSET 16</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a434fd901bc96693ce4af2afeffa78807"> 1066</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_CNT_INT_CLEAR_MASK 0x007f0000</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9f2276de53b6db31e613dc0704f0abd9"> 1067</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_REG_OD_OFFSET 15</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3a94057643edbe027ef31c62a0e71cd"> 1068</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_REG_OD_CLEAR_MASK 0x00008000</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2dbb7e10c877a56152b4a4c72223664"> 1069</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_B_IN_OFFSET 8</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e5e73e5e515f6ef7649df55b37aea8e"> 1070</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_B_IN_CLEAR_MASK 0x00007f00</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55c043f4ba0887c94351ca0c56db6f16"> 1071</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_REG_OD1_OFFSET 7</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92a2b6c794f75ec9e659f34cbd1b11f0"> 1072</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_REG_OD1_CLEAR_MASK 0x00000080</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92d349657c325e20d3cd4df99a840e87"> 1073</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_B_OUT_OFFSET 0</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a05e36dee010f7df9214e5d2664bd0617"> 1074</a></span>&#160;<span class="preprocessor">#define PLL_CPU2_TUN_REG_PLL_B_OUT_CLEAR_MASK 0x0000007f</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160; </div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ef701f9a2b4ea786e32af2a0e704eca"> 1076</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG 0x00000500</span><span class="comment">//CPU Clock Register</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c685e916778cdec305cf595ab77b796"> 1077</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8028ea66222a856127fae3bab518e898"> 1078</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a039cdc69842b41117cb9a4b8ae6b0310"> 1079</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aec1d61b17cd328e1122656c956e6126f"> 1080</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_CLK32K 0x001</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab92410c5209679d0a71a330bd5bf9074"> 1081</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_CLK16M_RC 0x010</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19e654ec1baeeae5b4a81bb7a422c9ca"> 1082</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_CPU0PLL_P 0x011</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c8a130be8a369cbed1c2af442b87172"> 1083</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_PERI0_600M 0x100</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b7f65904b8079d66d10b6d8cf4b9dc7"> 1084</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_CLK_SEL_CPU2PLL 0x101</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9f1cb4a91e2976a846e5394b8c39a88e"> 1085</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_OFFSET 16</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8cf8616b1ebed8d822563a8cc256ebb8"> 1086</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_CLEAR_MASK 0x00030000</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9bd39c30b200ff070bf03e7d94474f6"> 1087</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_1 0x00</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5e995257bb2e26b8faf7e7cd2fbcf1e0"> 1088</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_2 0x01</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad9302893fc5d8c2a0beaf14bf3242121"> 1089</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_PLL_CPU0_OUT_EXT_DIVP_4 0x10</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa7f70885ee6f329ce1b6a2cfa331b8b7"> 1090</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_APB_DIV_CFG_OFFSET 8</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a80f234abd0b90b600318e6b59cd362ae"> 1091</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_APB_DIV_CFG_CLEAR_MASK 0x00000300</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1e21a15516ea35b985a7655be461d8a"> 1092</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_PERI_DIV_CFG_OFFSET 2</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acef093118a8ae1532e2ce2f5c3d14f39"> 1093</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_PERI_DIV_CFG_CLEAR_MASK 0x0000000c</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1445d79daf816ee006439420a32e2f83"> 1094</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_PERI_DIV_CFG__M__FACTOR_M1__1 0x1</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6b0c06a430c12081c5e96a9816e0511"> 1095</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_AXI_DIV_CFG_OFFSET 0</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab71d9fc500169b6cf57bb0a915db940c"> 1096</a></span>&#160;<span class="preprocessor">#define CPU_CLK_REG_CPU_AXI_DIV_CFG_CLEAR_MASK 0x00000003</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae0267c21e13959ab8bb7ed68ace7f76d"> 1098</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG 0x00000504</span><span class="comment">//CPU Gating Configuration Register</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac588a4fed8db20c003bb4ca371f44fd"> 1099</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU_GATING_FIELD_OFFSET 16</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9033d9243e3c16fef4ed8df987283134"> 1100</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU_GATING_FIELD_CLEAR_MASK 0xffff0000</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a77372524b18fa12cc46c925c51112e27"> 1101</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU_GATING_FIELD_0_SIGNAL 0x15</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf0876183d02a9ec59a20ff0431fce82"> 1102</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_DSU_CLK_GATING_OFFSET 1</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9d3c3e0c8e50a33f2e0437142e62f13b"> 1103</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_DSU_CLK_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa57415b0a7decf884aa2e60a81d0cc71"> 1104</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a22274bb2b5cb98c45c8586ee3f97eb7c"> 1105</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_DSU_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52b3afd36c2a5483bd0b7a3f2c382b4e"> 1106</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU0_CLK_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad646f234af1275464e343b79f21e3209"> 1107</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU0_CLK_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a193814459580b92281226a7b2eeead9b"> 1108</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acfa5808e32a9cf218f321174e4ec8391"> 1109</a></span>&#160;<span class="preprocessor">#define CPU_GATING_REG_CPU0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a610226825659666548c070f1f094fe75"> 1111</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG 0x00000508</span><span class="comment">//TRACE Clock Register</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6482d23705c6bcfc0e31d50db3c5cbb"> 1112</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_TRACE_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a608fc68fff6da9fd136a1b789c7e02e9"> 1113</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_TRACE_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6eb108409d1afb841acd5c6077d84dea"> 1114</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97e9ef1f8880b813591c1f541962a0e4"> 1115</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae99757ee1e91fab7974aad1a2f96faab"> 1116</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac8180d7d8f632ad05af66b477f9031ff"> 1117</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a23742dd9077d5adbf6a4c49fa7c8fa50"> 1118</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac341acca2b2dd26deb711dd1894d90b1"> 1119</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_CLK32K 0x001</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd9d07b8f4dd62331201b29458ed0d96"> 1120</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x010</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc9ebde744ca9173413d6adb04e676f9"> 1121</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x011</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9aee2bae2d12909214a514099adaafb2"> 1122</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x100</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a94d81009487a413e8b5e9c3cd92da80e"> 1123</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1fc0db2370dec3964a21f243254df5d"> 1124</a></span>&#160;<span class="preprocessor">#define TRACE_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160; </div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a51a17172c8a48ece67c4c1a6fa5a1925"> 1126</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG 0x0000050c</span><span class="comment">//DSU Clock Register</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d85d471d3f2b4b487b03d0256a1ceb0"> 1127</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9061d54d56f1261c377d433588673ef"> 1128</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7e2249ba899ed89c10dcd6a86cdcffc3"> 1129</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aba651c37c08d35ec3649e5983405010f"> 1130</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_CLK32K 0x001</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5786bd00247267d97391d0fa58df669b"> 1131</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_CLK16M_RC 0x010</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a15da6dfcdc276feab46e9f929adf54e8"> 1132</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_CPU1PLL_P 0x011</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad497113fcfcccace8bc104a0aae35e12"> 1133</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1c83ead1b369a3ed02e3f41be777c1d"> 1134</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_DSU_CLK_SEL_PERI0_600M 0x101</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab67b5ca512e38aa194d89cf67b5259fa"> 1135</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_OFFSET 16</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a091757e8e8474dfb828e38db3808145a"> 1136</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_CLEAR_MASK 0x00030000</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acaef94cc3b9ca38d5932ded6764c1a26"> 1137</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_1 0x00</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a370646b9c4c39a86f5bbe3813abdb941"> 1138</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_2 0x01</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a60cdbf4e279be87e3344eeb606e368f9"> 1139</a></span>&#160;<span class="preprocessor">#define DSU_CLK_REG_PLL_CPU1_OUT_EXT_DIVP_4 0x10</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160; </div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a169c0eba1b84d2358520a95282f0445b"> 1141</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG 0x00000510</span><span class="comment">//AHB Clock Register</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a99837c58c041931f28bae0df0576a709"> 1142</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af455292028aa4d4ea4fb8f3562255bab"> 1143</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0a25281cc2839b7578c974bc4e47d75c"> 1144</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_CLK_SRC_SEL_HOSC 0x00</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3437682ac243d3f79a55414d86a58007"> 1145</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_CLK_SRC_SEL_CLK32K 0x01</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d1e6bf5eed3b7f9ddf3061a00895eec"> 1146</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x10</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#affd81de1d618437377ecb39489761552"> 1147</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS 0x11</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6cfa0589d5d4cddcaf5a04efb767f87"> 1148</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab5ac3363319730e3ef30f75b4a32d008"> 1149</a></span>&#160;<span class="preprocessor">#define AHB_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adc6b601afa9a47e04c4458cd916c2b7f"> 1151</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG 0x00000520</span><span class="comment">//APB0 Clock Register</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a74a90727c710bbda9de2da7f154c3481"> 1152</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3e6011175f9c0c5b0a2748336ea3353"> 1153</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a061af4b61512b830a48de6075603008f"> 1154</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_CLK_SRC_SEL_HOSC 0x00</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f1d27b7a711e340f537c8b731f06da4"> 1155</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_CLK_SRC_SEL_CLK32K 0x01</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4de8632ae1bc94df97a1fa06a70d1b58"> 1156</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x10</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a71e76749003297426cbc3856013836e7"> 1157</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS 0x11</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8d8456b6e93360bf5863640b896342ea"> 1158</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ff2b60077f96aa4e98aa0ba12b69ec8"> 1159</a></span>&#160;<span class="preprocessor">#define APB0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160; </div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8dd1ee056a976a7fd1cf9471d10bb99d"> 1161</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG 0x00000524</span><span class="comment">//APB1 Clock Register</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0a56353088ebf5e86cb1cd4352a7b704"> 1162</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3127baf8f192a4f25015687d70daf765"> 1163</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f19597d8f481c28d38167a2d833f0f5"> 1164</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_CLK_SRC_SEL_HOSC 0x00</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb0f8cdb41020b63d35831579deef4bd"> 1165</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_CLK_SRC_SEL_CLK32K 0x01</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29622c98cfd7a2eb36d3e156be64981b"> 1166</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x10</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c1c1a58516bb2a1375657001bc5ff77"> 1167</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_CLK_SRC_SEL_PERI0_600M_BUS 0x11</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ef2262910f384a6b96f3836ae8396ff"> 1168</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a849f697d47d1f2b14821ab28e95cadbb"> 1169</a></span>&#160;<span class="preprocessor">#define APB1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160; </div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af0bafa5302dea8dd5ba3af5fd7e8c76f"> 1171</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG 0x00000540</span><span class="comment">//MBUS Clock Register</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad17f183b8aec52e9e1538fbfa2bc8568"> 1172</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_SCLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe3499f3a2d92fe728f5618958cf0c86"> 1173</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_SCLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7a73abfc2a7f0a265dbcf819bb039f6"> 1174</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a389195287829e12c1e82d10d4bd86b99"> 1175</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_SCLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1b5db2530f199653f54a198a6fe14fb2"> 1176</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_MBUS_RST_OFFSET 30</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae832ebd1c9469b626e9f6c9d5e8a50e9"> 1177</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_MBUS_RST_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b793dfa83c7e8b23475abd9542b431b"> 1178</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_MBUS_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a732d691d9f3138edf928921ecc0ce79e"> 1179</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_MBUS_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21d5d1e1407da663331b9eaeed46563e"> 1180</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1caa651c3e3906540b3a668ef9b598f"> 1181</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab15ca0cb76912ea9a9c084d60da17392"> 1182</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32888b270f4c28bdb25b1a808f27a7ca"> 1183</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_DDRPLL 0x001</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4052f397a27adc8f98e65f93d088961"> 1184</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_PERI0_600M 0x010</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a90b4372d5e75cd4bd58c703f2ef35e27"> 1185</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_PERI0_480M 0x011</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a88083bbbf80ea6492e8cd988923a4a0f"> 1186</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x100</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3fef65407a68e4672bffa646c9cb8e49"> 1187</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65f63b29f51ff0d2ce41a260aba64815"> 1188</a></span>&#160;<span class="preprocessor">#define MBUS_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af63202efd8187548809e9413e82bfb71"> 1190</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG 0x0000054c</span><span class="comment">//NSI Bus Gating Reset Register</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b3e79a592385df0634169b1cb0f666f"> 1191</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_RST_OFFSET 16</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a05a6a5a68a28ba608b9354b719790217"> 1192</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aadbb0155a98d0bf9e555f2001f5a5a80"> 1193</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97ffcad6918a4918622c0559e6ec6844"> 1194</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adc1c0b79d74639d5a3668513a6020e29"> 1195</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf785a7f5d1c5f5d8290b033055bfa48"> 1196</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc9f4e128c63f22a718c1d3ca277b92a"> 1197</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b0965dbcc9c39330f404786c73724ee"> 1198</a></span>&#160;<span class="preprocessor">#define NSI_BGR_REG_NSI_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad384f69a0727e87a6efc701601cef9c9"> 1200</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG 0x00000550</span><span class="comment">//GIC Clock Register</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5a3008633f01f4d94088ef80b6a421e4"> 1201</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_GIC_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac34c147c8b531080d06fd8e67c0f8ff0"> 1202</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_GIC_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af8eae7c00e7fd183061e8679e067b16b"> 1203</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad264b2ff1f770bec4b9d753a362b799e"> 1204</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_GIC_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a94e516deacc310d201721eac2b050322"> 1205</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f29c4c199f10864c84a900700dd94a4"> 1206</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8979a52b562460054e882d977bfce66f"> 1207</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa4690d253748bbc8fe70dc99a62f48eb"> 1208</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_CLK_SRC_SEL_CLK32K 0x001</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#add20d3e4c52ada8291542d585bbccbbe"> 1209</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_CLK_SRC_SEL_PERI0_600M 0x010</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2ea75c3f12f6027c3f361fe08b933e4d"> 1210</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_CLK_SRC_SEL_PERI0_480M 0x011</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a716858a2c00826627fb554976dd2138d"> 1211</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10a513ad80582e2bd5dc700f8529052b"> 1212</a></span>&#160;<span class="preprocessor">#define GIC_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8674d5d5be55942900b5c5a3bd7c5c69"> 1214</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG 0x00000600</span><span class="comment">//DE0 Clock Register</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc1d0515291d2f749e12341397230ccf"> 1215</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_DE_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac0e4f32e90aa361e04078eac7a402c7b"> 1216</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_DE_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a590d1fcb56dcfe5f67c0828e96628a5d"> 1217</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a420dd632f2502fa8d3413d7bc3e933f8"> 1218</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_DE_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeba4aae9ed79b1a6502991238307b420"> 1219</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adaa582f381bdb07973b84b907284082e"> 1220</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad53fd14ed7543937a4066dcbada6bf29"> 1221</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x000</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9ec5a90cda929a496ad116bd5572a82"> 1222</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5a8cc3ee055f0b826ace3d5a43bbd846"> 1223</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b01834464fd4de0bfec9a4239e19aee"> 1224</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x011</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a024968db9fe32d4201ad008fd4360332"> 1225</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x100</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a384567de80a34b675ad004c8d129297a"> 1226</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x101</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aafff654e8155853586aaabe407765f3d"> 1227</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac268ff7aa70ac5f2c22e79ed0ace22ac"> 1228</a></span>&#160;<span class="preprocessor">#define DE0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160; </div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a94ecf965c972459c6a5f9e7ee192555e"> 1230</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG 0x0000060c</span><span class="comment">//DE Bus Gating Reset Register</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6d764b7cbba6624d350704ef01bee25"> 1231</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a58fb744c9dfadf02b0be1e43ba6b380a"> 1232</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26ba6b187113e1f79a3b852c5bc2f342"> 1233</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac809434c4c2f933bc5d88e3500eef4ab"> 1234</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7fb4c6d140723dd959aa8ca2ffe82b8e"> 1235</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92bb8571952a49cdf1c0e6f871b01e63"> 1236</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa3eee291e9866619f9674b51f40db226"> 1237</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ee9acd3c09615f2a60514a30ea8f9bf"> 1238</a></span>&#160;<span class="preprocessor">#define DE_BGR_REG_DE0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160; </div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a894c8685bf4665dfd99d5f26b54984f4"> 1240</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG 0x00000620</span><span class="comment">//DI Clock Register</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4e2777e2eab571e3c70e8dfca19abdc"> 1241</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_DI_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab63f0d3955f484f367fdf8fa64d7269f"> 1242</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_DI_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a67d66c326d10952e7349fc6221127bfe"> 1243</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adac725ade565d05a24a4af6c3024c045"> 1244</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_DI_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acaf07eff352c158508becd7570f98677"> 1245</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac764a6377ab924dea1d86c1ab77be7e"> 1246</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c22f23d544089f0c0951998c4f6e79c"> 1247</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x000</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe2d65c160e49debd06c519333a68726"> 1248</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5466708322b47b613f08ef25e7be7b9d"> 1249</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a670b33c16db145482c0ac65995f16552"> 1250</a></span>&#160;<span class="preprocessor">#define DI_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160; </div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad85ccb6ae4d64e2b9137fa5264071b78"> 1252</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG 0x0000062c</span><span class="comment">//DI Bus Gating Reset Register</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b3067bd6803d2acb451744387ac4c56"> 1253</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_RST_OFFSET 16</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0ee6cf1705dd28d5829aae28e2eb830"> 1254</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1ff32153c42fa7e20953287884e459bf"> 1255</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d637eff5b833927ade1276a52a98c02"> 1256</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a603b78c7a529c7b84a5e639899b60323"> 1257</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af835d3f3abcdfeabeb6f3e50bf1c864c"> 1258</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee0c33e9c0d8be7bcaa6469a3037e030"> 1259</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#affcb02d595347d48810f9eace6e11756"> 1260</a></span>&#160;<span class="preprocessor">#define DI_BGR_REG_DI_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160; </div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a61e2f9039a7d69e95030245fcff91049"> 1262</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG 0x00000630</span><span class="comment">//G2D Clock Register</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7dd138aee3a32efd51cf5683fcf1b71"> 1263</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_G2D_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f13b89448f94c7541d6c3be42a9fc97"> 1264</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_G2D_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9bd1f1e9f844f3a9a5e6238f2fd52de4"> 1265</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d05fe39370947236785dcb0bf430eca"> 1266</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_G2D_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adab18a893de35892b3f770aa346339ec"> 1267</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd50f1174b7d65710f88b1181a4dca59"> 1268</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a57ed173e2bfe57b0f04f2c14dc40dac2"> 1269</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x000</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3da220a6220926bd2f0778fd3edf238"> 1270</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x001</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acf4776763b3c16ab2e92a477a3bc6378"> 1271</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1c43abf9c9fde6b3c1c29cf7f8c5b323"> 1272</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1775ee05988123ad9455a6c71f1dc71b"> 1273</a></span>&#160;<span class="preprocessor">#define G2D_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160; </div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#add68f76d144d2e99524387f835bbad0a"> 1275</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG 0x0000063c</span><span class="comment">//G2D Bus Gating Reset Register</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0266a9d6407563be10a243c8144f6460"> 1276</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_RST_OFFSET 16</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d84712ada10da2228d5e2f1a36df816"> 1277</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b8f2d2d7fa4a1d605dcb47816ed956b"> 1278</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ab2dedf5c37ad6209b2a2c6e457cdef"> 1279</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac6944a635778c8a296ba50f14c92d4e"> 1280</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a543b6e34ea300c0f90706b9e5060e076"> 1281</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5d78e4ebdc836d22b94586fc6107b893"> 1282</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae54104d3aeabb74990567ccf072b7b94"> 1283</a></span>&#160;<span class="preprocessor">#define G2D_BGR_REG_G2D_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160; </div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0374c058ec2f571d89e1f0b132c66272"> 1285</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG 0x00000670</span><span class="comment">//GPU_CORE Clock Register</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff3ddda0a1791e9e0dd2c5da3511b969"> 1286</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa0517a4f41daeba7c1ec5df7d9ecf9d"> 1287</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa61f499ec2b15356b5eac65a6b03e107"> 1288</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6aa7f569e04305bb41f7ca8ac12609be"> 1289</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_GPU_CORE_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a008a0149b0fa34ad283cd2c104079166"> 1290</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae9a91968d79e32205d3aa02a8b02436e"> 1291</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a83400da140fb0c242f2198f492c6e39f"> 1292</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_GPUPLL 0x000</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a34fe4cd82b8680ea1cab41edbf61ff01"> 1293</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_800M 0x001</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0904337a544b0f0c2d07eab5c085473"> 1294</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_600M 0x010</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19d5ded5b3df4c594531f434fc589a89"> 1295</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x011</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aba8ff8a87880145956b72a5730236435"> 1296</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x100</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adb95f1e9199e7a5f7c06eef7d4a0d4c3"> 1297</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x101</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ba1cc0f49d949eae5d3b1d3689003df"> 1298</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a75e9157ffb136fdbc64a3c4f17518db1"> 1299</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000000f</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a570e9ae0c3a6d23530126e555d247b2e"> 1300</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_FACTOR_M_NOT_MASK 0x000</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ada9c6dcc9cc9b8bee0605110e35c8715"> 1301</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_FACTOR_M_MASK_1_CYCLE_AT_16_CYCLES 0x001</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b388061f3b007fbe1b9604189e8ef30"> 1302</a></span>&#160;<span class="preprocessor">#define GPU_CORE_CLK_REG_FACTOR_M_MASK_2_CYCLES_AT_16_CYCLES 0x010</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa9263c3488284c533cbe76137badf88"> 1304</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG 0x0000067c</span><span class="comment">//GPU Gating Reset Configuration Register</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a70f49024e48d86e12bbda4595b9ed5c6"> 1305</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_RST_OFFSET 16</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a902f8dfa88c33c3c2d1dde0301d9fc90"> 1306</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a15ddc69c2ad288e1878c8614e011a6bd"> 1307</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a09e5c39569c9d7955789e939c99a1d"> 1308</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa1f68ebb5836a20bcd971238ad48b2c9"> 1309</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf87fe9458c24bd7abfa01c22928468a"> 1310</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62fb4b5f633a4089ac291f623f44a3ed"> 1311</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a86cf930679832c4923f9005d585456"> 1312</a></span>&#160;<span class="preprocessor">#define GPU_GATING_REG_GPU_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6cb7379cabf0bcb22f4028e35517fcd7"> 1314</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG 0x00000680</span><span class="comment">//CE Clock Register</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a112449efee5ae7f0e7bfcaeffe0895bd"> 1315</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CE_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a80ddf4980bf119f861c3b50c73081321"> 1316</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CE_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1374762214bac0d56eebe2b57aa3b798"> 1317</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a662f38f8aaa93f43e502e264d6be5893"> 1318</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CE_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2dc477c501cf180b79f8ff4619f67053"> 1319</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4975b9f26983d6894ffb372298dcbaf7"> 1320</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab56c93a445da15aa50a7cbf70bbaf7a8"> 1321</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CLK_SRC_SEL_HOSC 0b0</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08cd57d33ad87c18c9d0464a7e69eb79"> 1322</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CLK_SRC_SEL_PERI0_480M 0b1</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa9cb91d738462e68166fd69c6515a94f"> 1323</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CLK_SRC_SEL_PERI0_400M 0b10</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f84f006f3fb6cda1a911e599f771384"> 1324</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_CLK_SRC_SEL_PERI0_300M 0b11</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad77c4df781801fec9d48f636498d97eb"> 1325</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24cbf54e938341043290bbd652ba150d"> 1326</a></span>&#160;<span class="preprocessor">#define CE_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a275695bd8754201911e38a3aadb09e1e"> 1328</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG 0x0000068c</span><span class="comment">//CE Bus Gating Reset Register</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6eb657fb28d054ffc14275c7241efa5d"> 1329</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_RST_OFFSET 17</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc3a0b1cacc6af75b1876c5098fa5a0a"> 1330</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aab0c6794a8078f9eff861e4624bd41d6"> 1331</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1fb33ab3c93f131c9bc480f14b9d8acd"> 1332</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a44b45f048684e4bcfd58b270c5d52bc4"> 1333</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_RST_OFFSET 16</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c88778e6844860ac523ba464698b06d"> 1334</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d4bd46c168781ebe066834c86aeb2fe"> 1335</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeec720ccf522b60eb490f2c61dfc5f0b"> 1336</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5cc5bbcdc4a0366a3996d7bb120497df"> 1337</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_GATING_OFFSET 1</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7bfe8bebdf1b9ca25eb735438222459"> 1338</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef99d3baf4f66614f22ab8c5018f2db2"> 1339</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3e036789b1734168fe22cd4ecf66048a"> 1340</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_SYS_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a78a27d3093b642f5760e5256530051a9"> 1341</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e0a535cd0d45065bff39c5bf7ac9726"> 1342</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ee0ca485689e471023f0a0d32bcad9d"> 1343</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7d9d2700a7f8891e5a6c88d638e688bc"> 1344</a></span>&#160;<span class="preprocessor">#define CE_BGR_REG_CE_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160; </div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1cd83991aa70bced073510993d40dbd6"> 1346</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG 0x00000690</span><span class="comment">//VE Clock Register</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea4d2e24d2432f2621d295a2d2308e08"> 1347</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_VE_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac2374176500195b51b9f6d5be5072019"> 1348</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_VE_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8c644e0466a07ddef6f16de262ce99c0"> 1349</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a028eaf38c647905e70a223f67555151e"> 1350</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_VE_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6ef56d18c0ca17e3cdd3d1b38c26bf2"> 1351</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7da014718c8ff3754470a92c4f5a3657"> 1352</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb0a1a8308636c0ccdf647c5ccc37b49"> 1353</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_CLK_SRC_SEL_VEPLL 0x000</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8384e620516014256cddeb50da624558"> 1354</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_CLK_SRC_SEL_PERI0_480M 0x001</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4022327dd62a161276d6d3f737f50bed"> 1355</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x010</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a066e3fb6bd2b36dc903338df2a454e1d"> 1356</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x011</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee329a6604a4694b43a535bddbc40d40"> 1357</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab835e14871dab8192a326da78be5a31c"> 1358</a></span>&#160;<span class="preprocessor">#define VE_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160; </div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae8c16c2b371e0d1fd80bec70fa597f04"> 1360</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG 0x0000069c</span><span class="comment">//VE Bus Gating Reset Register</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb359684d55469ba68ebace9f04b2939"> 1361</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_RST_OFFSET 16</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ade3d03f7ffa6a5562bb7267a13fbedd2"> 1362</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab868afb92887a4fe2ede3d7cbb92afe3"> 1363</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a75c25102695f9affe7aa0ad46b579388"> 1364</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a889ee0cd95e5d79eaeb5f512f91c9b"> 1365</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7344f661a938f11cf27011f15bd46d7"> 1366</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac4412e055aaf60175e1ff8d087c95df1"> 1367</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a134c5944c5b619652992d00c4a03b233"> 1368</a></span>&#160;<span class="preprocessor">#define VE_BGR_REG_VE_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160; </div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a462180ea68bf1805e7484c4a8800572d"> 1370</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG 0x000006e0</span><span class="comment">//NPU Clock Register</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a552e249cc2e63e0b2d31052714464030"> 1371</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_NPU_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3014880fb5a5e9230394b6cd5d517bd"> 1372</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_NPU_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae88afa32e58db9389e5f8b7a42a99df5"> 1373</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1da930b58d1f0ce26e41a428d1dd0e7c"> 1374</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_NPU_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a755fd682d4644dac498124f170686ce6"> 1375</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c1f7603a274f03a611ac9a5c08d4b1c"> 1376</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa18361681b4591f51719ac61810504b4"> 1377</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_CLK_SRC_SEL_PERI0_480M 0x000</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad6d09935b19ceea1aa7d6d0bb4f5624a"> 1378</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_CLK_SRC_SEL_PERI0_600M 0x001</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf1d0152b2fe9892e9b242109b74a3d0"> 1379</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_CLK_SRC_SEL_PERI0_800M 0x010</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a897ea8875df946544d4aa37d69737711"> 1380</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_CLK_SRC_SEL_NPUPLL4X 0x011</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6c26f76dd1486b5f7cb5822e2b6d15c"> 1381</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a76d96153ff1d5e445db1e36310a8dec5"> 1382</a></span>&#160;<span class="preprocessor">#define NPU_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160; </div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abee814a969803774d151840fb6bb9564"> 1384</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG 0x0000070c</span><span class="comment">//DMA Bus Gating Reset Register</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad9a9dae643a5d6d8c8a2637a01faf942"> 1385</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_RST_OFFSET 16</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5df692938d51eb1d0155ba215bef0de8"> 1386</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aacc96f7a44db0eba7bb00560d5b451fb"> 1387</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3fc54c21397540235dac9093af2cae94"> 1388</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a210fda3b16780ad9d3f989ff667459dd"> 1389</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a353af1edaa578f20493c06fcabb338d2"> 1390</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a22d46ef03cd7f3aee14ca2388701702c"> 1391</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa3e1f0d7d15552a9a05eee595091b28c"> 1392</a></span>&#160;<span class="preprocessor">#define DMA_BGR_REG_DMA_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1fb2c6acd1ae3c25539c1422abd08004"> 1394</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG 0x0000071c</span><span class="comment">//MSGBOX Bus Gating Reset Register</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0035d67a71d7af025699d4b134d76a01"> 1395</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_RST_OFFSET 17</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1999c020f9ae4701b44c2457d58cec6a"> 1396</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9676b3e6cbd4855ac473e0c67ae08be3"> 1397</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a83bf3a305ce78bd847d90e405e992632"> 1398</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa15d45dda1dbf67703ea961c45e94162"> 1399</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a15749fdb6cf1265c2e075e4dbb16145c"> 1400</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3780f21dabcf7ba7d8e86dd9e01bf7fb"> 1401</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa2f56b722f86d8629bf1bd69ad50ff4"> 1402</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41dda8afe9f6d8cae193b091b2a72fa4"> 1403</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9edd7749da6bbded45d4d406bafb1ce4"> 1404</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30bcf6204126653ad275137413ccceed"> 1405</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#addb50fd22442e12cd404689347dcbbf8"> 1406</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1b44acd700b3e5b2731d0cb084632a5e"> 1407</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4ac51800cf4d6c3d19500f6cf0ead2e"> 1408</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a95a33ead8e99f83fea5ddd1a72d8e9b3"> 1409</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7e8883db575ed40584bd08e97918bb4a"> 1410</a></span>&#160;<span class="preprocessor">#define MSGBOX_BGR_REG_MSGBOX0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160; </div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38250979adfec10d42f2f70684bbef2c"> 1412</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG 0x0000072c</span><span class="comment">//SPINLOCK Bus Gating Reset Register</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a418b13b005145c02d81fedef463db116"> 1413</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_RST_OFFSET 16</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1ac300d6a315b047dd9fe0359e02ebb"> 1414</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a35f87266b14c38ed722903a17966550d"> 1415</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af97aae1c529cf000cb7e9c4bcf38782b"> 1416</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa50699c62f7d04e20a01d20125a067db"> 1417</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1c926cf5ceba07d0efe568240e99da25"> 1418</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92816053a8d7fe4d491ae54d9de08f94"> 1419</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65ef2b2f094166341cbef6f8fbe8c808"> 1420</a></span>&#160;<span class="preprocessor">#define SPINLOCK_BGR_REG_SPINLOCK_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160; </div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5e755a71a32abf89034ec69352897a64"> 1422</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG 0x00000730</span><span class="comment">//TIMER0 Clock Register</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e1391beaca492bbb18808ecc55806ec"> 1423</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a442eb67acc53c1c144bddcc465f47b9f"> 1424</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a108c1b61ddad13947bd536d38fa22cef"> 1425</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_DISABLE 0x0</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5c330062e8e3eecc6e19f54830825bac"> 1426</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_TIMER0_CLK_GATING_ENABLE 0x1</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e2aa42f230bb52be95773a3c5329965"> 1427</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a288b71ae5b2651e76d974bd014a6935c"> 1428</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a882dcd023c5302a7783187dd10769179"> 1429</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1b9971dcbefba02ee37a20fee6e79fd"> 1430</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x001</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abddc6926b3fe02ae184e099d8f21600e"> 1431</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_CLK_SRC_SEL_CLK32K 0x010</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a00d1041d5dda9cdfe053eb21983b817b"> 1432</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x011</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af44464b5ba81beec5590dea80ee3fdd4"> 1433</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f4246f6f1761054aa79c5cc6d3e22ef"> 1434</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10b43f09aefe4ae31a287268e369b534"> 1435</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__1 0x000</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01ccad26d7b6eb203d967feba47d5761"> 1436</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__2 0x001</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af88e47563f39284ffcae3a9455af823b"> 1437</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__4 0x010</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a68b6f9233a212c399ad61a565169fadf"> 1438</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__8 0x011</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ca2141ca097ca197bb4fe7cd9ac504a"> 1439</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__16 0x100</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a072dc674f4893d7bb3e2a549c5ce3284"> 1440</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__32 0x101</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55eb9af6905ef728726b55b7aedd7600"> 1441</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__64 0x110</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a167b344391586d6c313bd52462c3fb9d"> 1442</a></span>&#160;<span class="preprocessor">#define TIMER0_CLK_REG_FACTOR_M__128 0x111</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160; </div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae05d4b0f22c1c03637f76da3ca03e398"> 1444</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG 0x00000734</span><span class="comment">//TIMER1 Clock Register</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7edac87d62466d874a556946165ca99e"> 1445</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae255f4c0bea8879e38c1f5faf45b3366"> 1446</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a37cc1ad138971f84a2bfbd3e1f4ae24a"> 1447</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_DISABLE 0x0</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afea41ec02e8b3527696d6b786767571a"> 1448</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_TIMER1_CLK_GATING_ENABLE 0x1</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62b6a5eb005b7979209275fe69201a3a"> 1449</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa073167a129624a6b8e4ec572fc29181"> 1450</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab3a7c38c9b02333e53124697d1921c88"> 1451</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5c132fcf6299b06e79deac0758b0a86b"> 1452</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x001</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aedfe7ce6ee5cbd6a835f178a30234fcf"> 1453</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_CLK_SRC_SEL_CLK32K 0x010</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae5aa982ae51082cd093fc3ff0151085c"> 1454</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x011</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a56504da9d97b0b085774b6cdfdd89f9c"> 1455</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb6fdccffc9c166a8d901a7871bac135"> 1456</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a779b74fb05072007586ae73ba6584c89"> 1457</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__1 0x000</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4d2bb02434fae352778b0a24954f2e8"> 1458</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__2 0x001</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a549149fd29f57bb7a3502af4661c206a"> 1459</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__4 0x010</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2fbdcbca8a50635bf64f53dde7650430"> 1460</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__8 0x011</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad52f3639755d4a36ac84911d00b052fc"> 1461</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__16 0x100</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20947dca1a48f73c0b5710b269dd60f8"> 1462</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__32 0x101</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace01ef3e5b2ce9a24e157428d181b8a2"> 1463</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__64 0x110</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8093e15d7ae299d38d2a14a3722de339"> 1464</a></span>&#160;<span class="preprocessor">#define TIMER1_CLK_REG_FACTOR_M__128 0x111</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160; </div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a81d928563ef2dacf094458c4c9a68429"> 1466</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG 0x00000738</span><span class="comment">//TIMER2 Clock Register</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e5a83635d4de1347db52f4c6ab9820d"> 1467</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afbc1d13788656a7a5c5118793756911c"> 1468</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6c458abc1e4454d8690a73182231195"> 1469</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_DISABLE 0x0</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2cc69f1249144890d043b7b8d6a8462b"> 1470</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_TIMER2_CLK_GATING_ENABLE 0x1</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2057be3ba01c58a3862b2ac5b1bd99e7"> 1471</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab453fd56652591d3a467f7d9af2a9e98"> 1472</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab2df3ce4dce4b1e61f5dc5612e0b208c"> 1473</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_CLK_SRC_SEL_HOSC 0x00</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a77ac0d163b8223e7838bbc3b326bb7fc"> 1474</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x001</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7902787d36eebb14b66449bbf1b17d6f"> 1475</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_CLK_SRC_SEL_CLK32K 0x010</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad732c1cb53763c36e4c5fd128cce5493"> 1476</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x011</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a897d24a235d0525ffbc9bdb5b3ead21b"> 1477</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a462a8cf4acce8c55afc545c3ff88b682"> 1478</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a541bdcf991a0588a893b7df493160cb0"> 1479</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__1 0x000</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4406b4d82a682c13ba5ad861f1ce57e6"> 1480</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__2 0x001</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7644e6f2a97ae1ab3542580ac599acb"> 1481</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__4 0x010</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adcba993467f063c663a41e686a8b9213"> 1482</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__8 0x011</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa8d68182c9c9617cc828a4307149f074"> 1483</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__16 0x100</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9cb96698f1a504f40e2aad0a747e964e"> 1484</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__32 0x101</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac34b7dc0675196cde4dfc02db9fa0edc"> 1485</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__64 0x110</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a31e08155cc3be9eacbc99cf7be2cf3ef"> 1486</a></span>&#160;<span class="preprocessor">#define TIMER2_CLK_REG_FACTOR_M__128 0x111</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160; </div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a236a203c232e6640f0afb4c0ffa3e93b"> 1488</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG 0x0000073c</span><span class="comment">//TIMER3 Clock Register</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a09bdf751ddfc7b9d3b56ebc6a73fef"> 1489</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc9920bea60f6b5d73b447c8124163d9"> 1490</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c65d34a348d546ab2fe8e09824f7ca9"> 1491</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_DISABLE 0x0</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae6a17305a7cae6a7d1e56c5912e2c53e"> 1492</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_TIMER3_CLK_GATING_ENABLE 0x1</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a958340fb10f5a3e85255acdcd0b99060"> 1493</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a43bdd2d2497595c3b2d977a9fb5c5599"> 1494</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a677ba0e93ebb2776483cf190522557f0"> 1495</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10439ae75a8f5c8bbbcbc574197070bd"> 1496</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x001</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a854c21946c4d387e648485e8a6b17a26"> 1497</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_CLK_SRC_SEL_CLK32K 0x010</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0331594bc76381e4758e2720b0fde9a2"> 1498</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x011</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2885c2ba99bb1aa8246b0fe2a58bba43"> 1499</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1c3032f947a51bbdcb7336d7c8f0a027"> 1500</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac2393ca932dc8c32a61eda371c552b3e"> 1501</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__1 0x000</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a59d6e98993b34129a68a8542c5e9eeec"> 1502</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__2 0x001</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab0c16a1f02beec1cdb8482db5ef8ceda"> 1503</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__4 0x010</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5090234c1b43343dd819e6df07c9212f"> 1504</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__8 0x011</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa6e6c1d49a7f48f042a1946732e09bc4"> 1505</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__16 0x100</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad67a710ebf8020c4cfa386a1ebab4457"> 1506</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__32 0x101</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a80e211f4f458900529245952cb2f73e1"> 1507</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__64 0x110</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af4bce604a01dac436437a8619cf69c3c"> 1508</a></span>&#160;<span class="preprocessor">#define TIMER3_CLK_REG_FACTOR_M__128 0x111</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160; </div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f4353cab4e5eaf027709de5e16f067d"> 1510</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG 0x00000740</span><span class="comment">//TIMER4 Clock Register</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f9ce2d7cb70074f1367fc724780816f"> 1511</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a628076a303f6b4165d95a0ecf6b02df4"> 1512</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abe3df1e37d9f3a7c5436dfd46c33c286"> 1513</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_DISABLE 0x0</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a08e15b4580ae3cb7ccf3f8d9ad2224"> 1514</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_TIMER4_CLK_GATING_ENABLE 0x1</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac511efb062792a92ea5bd08fbce6f25d"> 1515</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a71820e67af05d0b56beda45b40afb406"> 1516</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b75a7a92c30d2c9f2e71265cff61951"> 1517</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac72cf43e9ee28796035554f741c5f848"> 1518</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x001</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7ba23e6cbe3c5eb49a7d8b093404e074"> 1519</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_CLK_SRC_SEL_CLK32K 0x010</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2681370e691a67e5151feb70ce6df4d5"> 1520</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x011</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9812f46d43f975100ddb7a9f367e81ca"> 1521</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2e6060d19c9714764d11663f2b4b0b6"> 1522</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4cac76eccd553e1631657a2ca478efaf"> 1523</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__1 0x000</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2274421c41135db1e95f3f82354cb438"> 1524</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__2 0x001</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5bad1f0a16cafc8b9235c65478fad036"> 1525</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__4 0x010</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe16b40b43ac6d9aa82582c797688c5d"> 1526</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__8 0x011</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1aa4867ef961c9a57d92c8e3d0f20780"> 1527</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__16 0x100</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17333556beaee34377d4233942038238"> 1528</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__32 0x101</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a541403e6c0ef311c16fd4e94618545e6"> 1529</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__64 0x110</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef4bbb8cafcb156ce0e7d6f5e0e298ec"> 1530</a></span>&#160;<span class="preprocessor">#define TIMER4_CLK_REG_FACTOR_M__128 0x111</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160; </div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab2fc851c1db906b2d2383a636607e346"> 1532</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG 0x00000744</span><span class="comment">//TIMER5 Clock Register</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaaeda63b36165a233a26a8d05ea2a86d"> 1533</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#add3c635689be4fc4bb188804a96b4d1d"> 1534</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5c1158ccc94be89897a5691736711d66"> 1535</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_DISABLE 0x0</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f246704e3521b115eddee60f28ec73f"> 1536</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_TIMER5_CLK_GATING_ENABLE 0x1</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8050b7c794571152bf57e78aef99ed8f"> 1537</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac0edeee35e16209fc2d8ce4d1052cc0d"> 1538</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1e4941e315772c83da0a7eb3063a8160"> 1539</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af5974874151c4656af1661687bbdce05"> 1540</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x001</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9a716a6831961cf43059205cd997d999"> 1541</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_CLK_SRC_SEL_CLK32K 0x010</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1f5991650b7686d815477035875f3f2d"> 1542</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x011</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f29944c9e1c395016aaa330610868d6"> 1543</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca85772988f60e7cd0e550c3daf1624c"> 1544</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5cbd1e2248aca6df15853ee9a33739d"> 1545</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__1 0x000</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac10b2084f68119cdd5036f0475ef031d"> 1546</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__2 0x001</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a117dc7566c81e78265cac494743406f0"> 1547</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__4 0x010</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4d90d8d4f0bb55e3af4c98deebf6707"> 1548</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__8 0x011</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97d4f829d8082f5c8f0abba552cb2013"> 1549</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__16 0x100</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5929e3f7823f4365e3062f1152ed4a0"> 1550</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__32 0x101</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ba144e1c93f9a4d699a5fd596079a01"> 1551</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__64 0x110</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab8d5874b0f3f07a2e9282e6e1adc3360"> 1552</a></span>&#160;<span class="preprocessor">#define TIMER5_CLK_REG_FACTOR_M__128 0x111</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160; </div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a913522e0bb245eeec850b5d97e6a6ae3"> 1554</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG 0x0000074c</span><span class="comment">//TIMER Bus Gating Reset Register</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f85b1879484623fc474c5885eb4fe06"> 1555</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_RST_OFFSET 16</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40dec9e30defdfeb575308002107a1c5"> 1556</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8"> 1557</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb0f70c1ad41b44abaef18e6c796ab5c"> 1558</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8025c19902ef53e1e8c39a54830f60b4"> 1559</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acce4ca7f9306ef1f4b1802b78782e5bb"> 1560</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a042277cfce50eb1b3e7ca2a3e4a5ddc6"> 1561</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c2ba74257ac939f606b235dd500dd8e"> 1562</a></span>&#160;<span class="preprocessor">#define TIMER_BGR_REG_TIMER_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7033e689659ff3081dec0274605a23b"> 1564</a></span>&#160;<span class="preprocessor">#define AVS_CLK_REG 0x00000750</span><span class="comment">//AVS Clock Register</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1881c2a39ff1cc77adee54e99003f6f"> 1565</a></span>&#160;<span class="preprocessor">#define AVS_CLK_REG_AVS_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aad9a78b448b90a15f01f5827e72e3983"> 1566</a></span>&#160;<span class="preprocessor">#define AVS_CLK_REG_AVS_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41213c782b84b19e242c4b38e66cdfa9"> 1567</a></span>&#160;<span class="preprocessor">#define AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a48901de312506a2a12dd208fcebb8d88"> 1568</a></span>&#160;<span class="preprocessor">#define AVS_CLK_REG_AVS_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160; </div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2ea32574df3203cb06b5d2ba4f1d0952"> 1570</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG 0x0000078c</span><span class="comment">//DBGSYS Bus Gating Reset Register</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0aa6cbcd3320095fbaaf95cab533cc72"> 1571</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_RST_OFFSET 16</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a36a155e326bcb80ab4ddf169cef9a100"> 1572</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4cb2575728090eb563e7b7ebcd542b6"> 1573</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad14d99c50179f4f8eb3b93372f5a31c5"> 1574</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9627cf332195bc3b6aa430d14da84e38"> 1575</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4c1512f04d908acddd495d87140ae12"> 1576</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acca06747cbe374eb606f77ad7b29944f"> 1577</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad44f061aea7ce0872c827d2652bb88b7"> 1578</a></span>&#160;<span class="preprocessor">#define DBGSYS_BGR_REG_DBGSYS_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160; </div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6741ba079c6f311f3e816f4fe5407877"> 1580</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG 0x000007ac</span><span class="comment">//PWM Bus Gating Reset Register</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac673b9b8564895420409b69f192f24ea"> 1581</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_RST_OFFSET 16</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef7f66cbdda8ceca2f7c4b5f97644f9f"> 1582</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a191c73ddb703e299282e46c1bf2dfe38"> 1583</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ffe1f98a54fb53b268b9e514e2b6839"> 1584</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a25e1d371a76ef8bd1c7b4d01b620affc"> 1585</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae59820f8de05185ba5c770bf4e92e0db"> 1586</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a6ed8312b5b47cebb774147e0f30b64"> 1587</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4d928cd94007142d70f7660189bad872"> 1588</a></span>&#160;<span class="preprocessor">#define PWM_BGR_REG_PWM_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160; </div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa494368e391feee5f6f50bd4eb02d187"> 1590</a></span>&#160;<span class="preprocessor">#define IOMMU_BGR_REG 0x000007bc</span><span class="comment">//IOMMU Bus Gating Reset Register</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a81ce62ee8b54f21f07af56a9651ed880"> 1591</a></span>&#160;<span class="preprocessor">#define IOMMU_BGR_REG_IOMMU_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1f1c0def4c7badd0122be578cf34fdca"> 1592</a></span>&#160;<span class="preprocessor">#define IOMMU_BGR_REG_IOMMU_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ed152ec9081e309ff864bd7ec86a9dc"> 1593</a></span>&#160;<span class="preprocessor">#define IOMMU_BGR_REG_IOMMU_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac563ff50431eb00c49365bfe72713ec4"> 1594</a></span>&#160;<span class="preprocessor">#define IOMMU_BGR_REG_IOMMU_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160; </div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a93cc2b1dc5a702ae872350ecbd26b680"> 1596</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG 0x00000800</span><span class="comment">//DRAM Clock Register</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0781c962b6be57406995bd3fc938153b"> 1597</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae39cc5eeb540516babb9615ea534ca02"> 1598</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a83dc431a1ce8e4037d5831f48003822d"> 1599</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a96ab31acd339f1a9eb7f1c92b9f9507a"> 1600</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa42b604d0fdd2ab78833e7582c01dca2"> 1601</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_UPD_OFFSET 27</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a177a2d9e21a516698a9db3c4a57fa2de"> 1602</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_UPD_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad75519c92173264da2824d514943cb82"> 1603</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_UPD_INVALID 0x0</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a742495fbbb81e08ac958afee537135ae"> 1604</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_UPD_VALID 0x1</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af501ec033efc43d905873aff5eb0614b"> 1605</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae00875651e973ae3689b8385cc9b4493"> 1606</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a990a68acf442a58a9961c184746f7c34"> 1607</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_DDRPLL 0x000</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a592c797686106b0ed83263e00ee8e8bf"> 1608</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_600M 0x001</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aab27bbe6b21a4d468956ad55120636a6"> 1609</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_480M 0x010</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4763b647c350a76c58fe8b260dd4f0f8"> 1610</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_400M 0x011</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a27c01f53a56852703c4b232ead3e8632"> 1611</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_CLK_SEL_PERI1_150M 0x100</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac894f1a490eff411e2f226d33307cb81"> 1612</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_DIV1_OFFSET 0</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af8fb7524b9600555eb0258c9bbe9bdc4"> 1613</a></span>&#160;<span class="preprocessor">#define DRAM_CLK_REG_DRAM_DIV1_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae172708537d748d2a427b9901e21e720"> 1615</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG 0x00000804</span><span class="comment">//MBUS Master Clock Gating Register</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a479b5766e3cd9f5e166c06753f7d69b0"> 1616</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_OFFSET 22</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2f7258b85664cbbb5559cef681b52d3"> 1617</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00400000</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89f7805a0bf725a89d2cc529bdd53a54"> 1618</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b82c55069b57a723664c99a17025c24"> 1619</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa51f9185d4a024efcd49fc252d562cf8"> 1620</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_OFFSET 21</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#accb3e1e6c787ab48d63ea39e45d98ccd"> 1621</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52e151d1b7dd8fc7a4bfdc12b76d4302"> 1622</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac457848288fe5c735d4a2c7c0f9a28b7"> 1623</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NPU_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0fe69bf1e31bc387d6f5e20de626f5a7"> 1624</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_OFFSET 20</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a417718519a6d5d5839b6363f8c18b394"> 1625</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1310d133464acc8393371b93f13b0e1f"> 1626</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a118a39090ee51ad43761e06e73807086"> 1627</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_IN_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7f702d10d6aaa9f661d5713b214a159c"> 1628</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_OFFSET 19</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0f3723334b25638c2552e980c840150a"> 1629</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae57382485c1d44ae56db2a91a7193730"> 1630</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8795a797a9a60ad22643d45eea05580e"> 1631</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VID_OUT_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd9a6dcf3698d6d8097535716e0e5624"> 1632</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_OFFSET 18</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a384d1df9aee3a3bc07c8cb1c5a1b0054"> 1633</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea5eaaae1312dd9960ed6bd63d1aa892"> 1634</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5d2a360cd4f85937f7f752796e542309"> 1635</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a445aacd34a552f84d981fd7214be1fa7"> 1636</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_OFFSET 17</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8718e4d0436aaca5265db67774e53dfb"> 1637</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9dfea89ce893c1f02a96c92c2ee0edb"> 1638</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa6d69847f3b7b13ac92c46922e8ddfad"> 1639</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac88ddb6b99b3112a708287febe09674c"> 1640</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_OFFSET 16</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad05779420b473e42930bbb0907160b26"> 1641</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab17fd01060ddf48649da9ef1786b0047"> 1642</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a00700428cbd11d379a1598d242869502"> 1643</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MBUS_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b367b9a8716a7ce6ee5c94754c8f49f"> 1644</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_OFFSET 9</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a82613aeb153ac0c4f70c63f7dcbda30d"> 1645</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_CLEAR_MASK 0x00000200</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a502c32dccfa79cd3faf55ab629452e61"> 1646</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8143e83eb84beb85d130b7fba9059545"> 1647</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_ISP_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acaea0ed7a86047f287e1d7aaf8fad358"> 1648</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_OFFSET 8</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0da48db462317934a40879fdc68c7f23"> 1649</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_CLEAR_MASK 0x00000100</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afab3aeaa1d8d9cb8c86f39b4e4eda64e"> 1650</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65a1dbb3a9cae26f50747c418cc01708"> 1651</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CSI_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab817fdb019339383ff7fb9989dbd1d69"> 1652</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_OFFSET 6</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaac57f92c6ff503fedd43e292a14ed68"> 1653</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_CLEAR_MASK 0x00000040</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf13880ccdcb23c364154d5885b291ac"> 1654</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3bc1123db1515e9677e2fd6a8aff15c6"> 1655</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_USB3_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af5971c411b5c528011d662f1b9ce0f70"> 1656</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_OFFSET 5</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8393a92f0893d6b0a8e276bd691fd41e"> 1657</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9ad5637998be7960a99f8fa1305bf4c2"> 1658</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6036c84f14d3a94d401b099e12ae5954"> 1659</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_NAND_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7e4c4af5551188f75cfe9daaea9dd8a"> 1660</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_OFFSET 2</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abd7679dbd2cdd009f1f29192d6ace84f"> 1661</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e725e002369616bf10a76d2c088616e"> 1662</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b7c7fa71c4718cf366cca24efecc5f5"> 1663</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_CE_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62c2313da174a113d137468c5b0926e6"> 1664</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_OFFSET 1</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a924098b453a9cc702e4e0943894815e4"> 1665</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf1fad79256e047da23114b2e36935a1"> 1666</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4716cf0fbeb4affd6a9eb4d3a87e95bd"> 1667</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_VE_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a93f7737ab96ba5bfc1febf1f5c7717ff"> 1668</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_OFFSET 0</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8394738ab21df807a86bdc9d68c3a5f9"> 1669</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1abf938b194443e071bbae3373930717"> 1670</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_MASK 0x0</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2456e530e440991f3b36c827f7e8b913"> 1671</a></span>&#160;<span class="preprocessor">#define MBUS_MAT_CLK_GATING_REG_DMA_MCLK_EN_PASS 0x1</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; </div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19814a65c30f7c0636342552fa139995"> 1673</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG 0x0000080c</span><span class="comment">//DRAM Bus Gating Reset Register</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a846cf47bfad97a704aed0720d2ff5a35"> 1674</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_RST_OFFSET 16</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a860f9a1b810305f78f4dbe16db0adcd2"> 1675</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c5eb0369de087aae5b61300b39248e6"> 1676</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6ea548e869973ea5acb62611482dc3d"> 1677</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a601405aca805ad48154dc8c6e962aaae"> 1678</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a07927ff902f5d2d7db65e62ec089c2bd"> 1679</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd56b762c264da20aa6ac4938d181214"> 1680</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17f4df9edaa01b20fa01aac27d24639d"> 1681</a></span>&#160;<span class="preprocessor">#define DRAM_BGR_REG_DRAM_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160; </div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9efa1c9c7913e5aac1623dd46df34dd4"> 1683</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG 0x00000810</span><span class="comment">//NAND0 CLK0 Clock Register</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad2c63e39766ed9f8349542d305871574"> 1684</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae6c7167b7690bc06ffa46f6bec1a7b3a"> 1685</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad9062ba3b25980fdd315fa17df3aa13e"> 1686</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aad35f9c64f8e58886335384151f49308"> 1687</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_NAND0_CLK0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa1608678f379c28d44da9eea2dbc3b41"> 1688</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a577a621328c1a9f886e4184b4b2e366f"> 1689</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4531c9645d367f0675e6ce05c30b4b18"> 1690</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a4700c320a232c10e7885436734af93"> 1691</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29c8934b81d93a156eb9d9c5f98eb30d"> 1692</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x010</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5fb13515410aba571dd9c653b3793c6"> 1693</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_400M 0x011</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a59ab78d3a07d967bd27bc14ff1ae4f97"> 1694</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x100</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aadac149a45deb7485e01736f5e7b4024"> 1695</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d6e32d227cb62896ba5dcdb33bc78a6"> 1696</a></span>&#160;<span class="preprocessor">#define NAND0_CLK0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160; </div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1091605be0ef8c73a2a96e1a80dcd41f"> 1698</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG 0x00000814</span><span class="comment">//NAND0 CLK1 Clock Register</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4da49643b0a915ae6fae62f6dca582e"> 1699</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4dbdf62d3a08f150d88a97d0ac5d2fd0"> 1700</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0725852de0e19f69c1cd2c2795abb8d8"> 1701</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe3ffeff7d997c95626432c605afa78d"> 1702</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_NAND0_CLK1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af73d7606da0d2f4981a07383c2af8629"> 1703</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af3ade9e5415d354c434ddab6857d90ef"> 1704</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a474cb08f142701842d6a64f519de17b7"> 1705</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17dae5cc422204ef23768cb95b1ccbc9"> 1706</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a808663751d8cabc37d2002ca54bd2f37"> 1707</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x010</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a73acb1687d093e6c11140d617dac91b1"> 1708</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_400M 0x011</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a062bc116db700d275d3f482132c64b58"> 1709</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x100</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a774736895c2eabd4ee55ee39b2324e9d"> 1710</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1cbd6648fd3adf2c3acdb414151f0276"> 1711</a></span>&#160;<span class="preprocessor">#define NAND0_CLK1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160; </div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a287bb187127b2b74c300ae370a187a7e"> 1713</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG 0x0000082c</span><span class="comment">//NAND Bus Gating Reset Register</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9a1c3af82bd0c769f326c7a20118c35d"> 1714</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5fb4b4e677364267f6430cc476292ed"> 1715</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa873b268f2db5f62a5e04173c18e0eef"> 1716</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3cf682845b6c6ce2b4218574ce45e50"> 1717</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a95be0c6c0df022191c756ad311d47fde"> 1718</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a350af97c7ebc94aa1a2e42fe224223e1"> 1719</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7ed1f1f9b3512a227e864985319de17"> 1720</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af586cb5568c8c0c7f0f757395e4ff376"> 1721</a></span>&#160;<span class="preprocessor">#define NAND_BGR_REG_NAND0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160; </div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a596d21fe0d32065871a217893c0806e1"> 1723</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG 0x00000830</span><span class="comment">//SMHC0 Clock Register</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7f8d560fd9b34cd16109df9aeef5c1b1"> 1724</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a13c27024ecf84dabe55b94687fecdd7e"> 1725</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c4a0de8ecb9454b0a35a2ba6afa0d7e"> 1726</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b728599b5bcdf9fa990f12170a78825"> 1727</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_SMHC0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f850a8d4224e025b0080517e78fdbf7"> 1728</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a691394ff70336f8ae16175ad0a5ef891"> 1729</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad2bf71fd7cff33014197651c49ab1b30"> 1730</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1ffb637a0290ee9e11fd26e478d8e2c3"> 1731</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a8d72acf988352e6225dd21b4daa0d9"> 1732</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x010</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a066af59f338450985b1073c2a25f68a5"> 1733</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_400M 0x011</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2a0daf7656c7b9872b31f2efaf85664"> 1734</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x100</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c900e2f34d1bfdc12e50116ce53185f"> 1735</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2942043548cf04abbee6b59137dad0f0"> 1736</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a00bfdb31db6f229c6130d136809eb22f"> 1737</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a28a76c965ef72bd2d699b5ddcfd1a71f"> 1738</a></span>&#160;<span class="preprocessor">#define SMHC0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160; </div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a48a8d8383537090014c2349feb09c955"> 1740</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG 0x00000834</span><span class="comment">//SMHC1 Clock Register</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adb0016eea44755d381882e2bfabf2848"> 1741</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a805ec34041f41e5a4c6dc95c239b9c26"> 1742</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49dd61362f692cd3d4849ac658cfdbb3"> 1743</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaef1645fcc72bb058011c4980df05e59"> 1744</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_SMHC1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30ec6a5b06240ba6450009eb520bac93"> 1745</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1345a2aeb96db14d80ab54ade65887c1"> 1746</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9085b4b7eb14f1b51b52db661b5cdf49"> 1747</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abcfd0787afa1300cb27cbdfc9684063c"> 1748</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad953f24b6f3c892c031859e655543c16"> 1749</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x010</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2aedf231085d2c133f84273405b5770a"> 1750</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_400M 0x011</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c59cb869a5b2b0aba58a37ad4e1be09"> 1751</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x100</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae5201da9c509906819d883a14be8b73a"> 1752</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed91cf157f146630224f50de96c4ba52"> 1753</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af860e7595155772738efc59a1d6f6646"> 1754</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae904217c885acb85d4db45c224107201"> 1755</a></span>&#160;<span class="preprocessor">#define SMHC1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160; </div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2c56a49f0f15f36ebf9e60abc2ae778"> 1757</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG 0x00000838</span><span class="comment">//SMHC2 Clock Register</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6b4f186bfce08f70254637f42aee7792"> 1758</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad9c584e3ce6d3d149490320f0f558ee3"> 1759</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a53535eacffde113f193b5dc2933c9590"> 1760</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4aa76df772f805f1cca7cfad833f57c6"> 1761</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_SMHC2_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66a70a1eceebe5c10924ab6790013d2b"> 1762</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee60bb773b786e6ba056d9b61c63e60a"> 1763</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adae07d67454befdba6931e60b9094d0c"> 1764</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a93f11818701c5d193d61ded35bd5a4f1"> 1765</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_800M 0x001</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea099bedacf8746addab12b79c02c158"> 1766</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI0_600M 0x010</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2437eed806368edf02dce8588d60e619"> 1767</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_800M 0x011</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4c6ec28227d9229cd26915933bb0126b"> 1768</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_CLK_SRC_SEL_PERI1_600M 0x100</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a43ec761776625bb25cc88b6660aeb5b5"> 1769</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30d00fc45ab44d0f1ed4e6a0f8793ce3"> 1770</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee728e29c54195cf0caf4e90d4ccaad8"> 1771</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19dbf760b19981142288b39d278afb7a"> 1772</a></span>&#160;<span class="preprocessor">#define SMHC2_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160; </div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55b0e4245be384468dc53376592be995"> 1774</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG 0x0000084c</span><span class="comment">//SMHC Bus Gating Reset Register</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acfabf36a0546048e41972c5c29d548e1"> 1775</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_RST_OFFSET 18</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9060bc00c2f6008cd25a4f61724177bf"> 1776</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_RST_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adec62beab01dedc11d6a18c8f4316396"> 1777</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a842cd153b1f11a89c2fed61c7ac401ca"> 1778</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a00e4fb904d0a0639111104c0f3726100"> 1779</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_RST_OFFSET 17</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d062475584e11109c07ebfbafeefcae"> 1780</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae31c354bb8c2ad82ceaed733af859337"> 1781</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abfc87b4f4953256694f24e67a8ddf30a"> 1782</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a347617d4fb54c66e3c665d11f7d18a5e"> 1783</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5d1b72f58f123f926f60943b0e1c1680"> 1784</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a089f1b69fcf30a7adf2b31ae57adceb0"> 1785</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7d1ac95922071d7eb6ae10409d391f48"> 1786</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49f542ef3d25c470e5317ae2243cc785"> 1787</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_GATING_OFFSET 2</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aabc4e20f90bfcfe5e8688e5d89c7f1af"> 1788</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_GATING_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afc1eecba9eb7b0efd04bc83c0063993c"> 1789</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aab7b29b0763303081a252b28455a41e4"> 1790</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC2_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad3847ac0f7b91f6add5beaafd5371b0d"> 1791</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6cb1e7abfdeff61206c99ce99efe428f"> 1792</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5863c5583f0800191cd72d95c62d454c"> 1793</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af179e8767b151cc7e7c6965cd27f8fe6"> 1794</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d79885e9cd2373a882b8ef637375b31"> 1795</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0701c301c123d8337c8646ab0d6edde0"> 1796</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a802efabb9ed9c263c89ff04a8058d777"> 1797</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f94bbe3e2c02d8e6b7adbbe2602f9da"> 1798</a></span>&#160;<span class="preprocessor">#define SMHC_BGR_REG_SMHC0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a253859b61b8f80653eb041349bf636e1"> 1800</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG 0x0000088c</span><span class="comment">//SYSDAP Bus Gating Reset Register</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad15f62e53fa77f9ed2645fa935a60514"> 1801</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_RST_OFFSET 16</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9e1ad3fc1bf6e77b28fecfde81dc40d9"> 1802</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ed9284c901d588fb43e432b1ca3c40c"> 1803</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9217a1e132880f4cdad23930b2bd11c6"> 1804</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4876fdc3ada570c921b8c5426a198a74"> 1805</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af780a93aae9a32bea062bc2d6b206234"> 1806</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a333149d4ce6fa527305bbb789bfb2c91"> 1807</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab5faaba1816d7e191b7f24a1c7d81517"> 1808</a></span>&#160;<span class="preprocessor">#define SYSDAP_BGR_REG_SYSDAP_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2afab22eb4735e6d469ad55e0d4d71a"> 1810</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG 0x0000090c</span><span class="comment">//UART Bus Gating Reset Register</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a36979ad75daf60913a0c6689ec986dbd"> 1811</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_RST_OFFSET 23</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e37e64df72503d884d2c29886b760cc"> 1812</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_RST_CLEAR_MASK 0x00800000</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0373abd4f6611fffcb019cbdbc618e25"> 1813</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa948948cce1494cfaff8f61fc77118de"> 1814</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1d212f7c8e0169b6a9a2c71e3a99851"> 1815</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_RST_OFFSET 22</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24a98d4a5e495d67ba3639c47c9ec95d"> 1816</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_RST_CLEAR_MASK 0x00400000</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9c8a9d12b1fbbcdbd7bf2b6beb8e9328"> 1817</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae9374b42097ed4266280e217e46082ff"> 1818</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a344453ea6c7985bd6ef2bb04e29a2856"> 1819</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_RST_OFFSET 21</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9f9678d483005ac6e7f6d5e2f42e987"> 1820</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_RST_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9c0d1d6587b21622b2eb143b15b4f4c4"> 1821</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d815aebabc6a6073696dd3f0f108190"> 1822</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f93e6bc9f50b7799d7bc28965284e39"> 1823</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_RST_OFFSET 20</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aace7555b671a00b2caaf54eb081b0306"> 1824</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_RST_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff398b78938d73662dad5f39ecb40345"> 1825</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2191990a1abe1d9171dd6fb8daf79dd2"> 1826</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8d21c92542feda80b8aea7c74d778bf4"> 1827</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_RST_OFFSET 19</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3e113f1ee96753c5503e2e8b24df07a"> 1828</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_RST_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae964138d62cd843d4716bd3b80ad25fc"> 1829</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a1eea9e6ca9788e5e413d95e6b834a8"> 1830</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a834d907bd5e802a018c1493e49b21683"> 1831</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_RST_OFFSET 18</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d82b91697822e2da804c0648950113c"> 1832</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_RST_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca26f783a9d43ba11b88ae5854de8cc6"> 1833</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40aa1443e5c4492adcf989037242de80"> 1834</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20f611e196b7051c9d316404a938dc39"> 1835</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_RST_OFFSET 17</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17d33d76d6f166b589e5db49dcf78502"> 1836</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a72d2bdf7af70a0af0775ba6e89441840"> 1837</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a36fb7ac26d154d0b1fcaecc701e3be4e"> 1838</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abe7fbd07266d489f046f45d5e5fc45ed"> 1839</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a54f30fb337fee9a2e6d3f937fcb2ef3e"> 1840</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a51cfbbdb2c43096c9544f1148d09d227"> 1841</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a64d748496e4ecde339d863a7f8090048"> 1842</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a87d020aa9ba832796bf852ad4a6bd519"> 1843</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_GATING_OFFSET 7</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a12a2c08e1cc4639af81980c92a8c60e6"> 1844</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_GATING_CLEAR_MASK 0x00000080</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b84da5894910c6aa803183b80f2fced"> 1845</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a231415dce9f9da9c38b9425edc5c4dd8"> 1846</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART7_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a656e4d6b85c6b2589bcc80dc07815c84"> 1847</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_GATING_OFFSET 6</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae3cb09040cec65e297947c549e428fdc"> 1848</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_GATING_CLEAR_MASK 0x00000040</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5a395d6d6101eef2dff52f74e86ffdca"> 1849</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41f9cd505820a6c2196d2e128c12e039"> 1850</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART6_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a751e1aff5bceaab44618fe28ada63ee7"> 1851</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_GATING_OFFSET 5</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01c7ae7c5f66850e52f9d8e4334690b5"> 1852</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_GATING_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a28075d2188d004bb65b8b9a2c10b75b4"> 1853</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae7898ba3da9cf5c31ec7ec977d0c4a44"> 1854</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART5_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab710c6dd1a1a5bd0d13734473cb3e1a4"> 1855</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_GATING_OFFSET 4</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abfb2b3004aff335b5266b69f9f956e3a"> 1856</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_GATING_CLEAR_MASK 0x00000010</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33f3d973082716c06ed6a1462f569aae"> 1857</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeaab01ebb6517652777ce2dd9dd13203"> 1858</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART4_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8d8e8a10e2d1c2fab0808d7cfc4777a5"> 1859</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_GATING_OFFSET 3</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace79f0b6d8977dac4f1531bfc9ecccbd"> 1860</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_GATING_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a229fabf36e4a142fbedf6451ab88c0b0"> 1861</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e6644ebb964f1884a11b4c145b3dc6e"> 1862</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART3_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2b157a5c165f19f2f43d48c0ae4fed4b"> 1863</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_GATING_OFFSET 2</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a639af17b738bbc7a1466f726075b4450"> 1864</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_GATING_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aebb21f34e0cbae14d1a7c260f694006d"> 1865</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62037b25dafffc2137bd8b1290e45b7f"> 1866</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART2_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5cb959408c714a1fedff10e61bcbadc6"> 1867</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d95c16aed8ac53041edb4de0df297ad"> 1868</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a511bbde491925145b1827e7dfd4897f7"> 1869</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aba64b3629001ced8ab96e2c052e3ba1a"> 1870</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac4d447b3a0f4f0a57da8169ae0078ba4"> 1871</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a04007ca2ae3a10cb9b10511db9a453f3"> 1872</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc5b7819a74f09306a291627fa2490c4"> 1873</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf55c7660388c5c0eba8114a231816a8"> 1874</a></span>&#160;<span class="preprocessor">#define UART_BGR_REG_UART0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160; </div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a556089dfa5302da3b5b10fc892c5ede8"> 1876</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG 0x0000091c</span><span class="comment">//TWI Bus Gating Reset Register</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a46b9488bd3bc8b8979db43e9c87ccb9d"> 1877</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_RST_OFFSET 21</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7ee69dfc84d6bf99f260610ce0bf5310"> 1878</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_RST_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c61d27303eff769519bd9634c682e7c"> 1879</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a01c085e1d4189e9b76bd948bcaadba"> 1880</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae534a254a4d64c7ecea46147889e684b"> 1881</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_RST_OFFSET 20</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6afc051f8f99224b17b6ff750b35209f"> 1882</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_RST_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d281a8c685e6d4c5b03bde7d1891a3a"> 1883</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d4576bc9156568e496de5b6565014e6"> 1884</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4169bceefb2c074db76129fe953d2a96"> 1885</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_RST_OFFSET 19</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2774e5e853b47ee9c11b43b38d15a08b"> 1886</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_RST_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a86cc3b1c3de7bbc0ba4aa9ec8157e8db"> 1887</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ecc162a4da8b66e690df41f54d6e618"> 1888</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8aedb4256ab0dd6ff5c2484122a027c7"> 1889</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_RST_OFFSET 18</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a13342efc7f5fc121a6f9eaa17ef34b72"> 1890</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_RST_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a341a3d0697d963ecb93ee39c857710"> 1891</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7769ec272b51063209a8d9576bc2ad5c"> 1892</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a43d9ad53f632b1cd64a40159b9be391e"> 1893</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_RST_OFFSET 17</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6806623342a1a1504828f61d3d5f346"> 1894</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc4701031dd4977e3d0f09460b08a57e"> 1895</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a58e92ae11558b11ed258c0e103081783"> 1896</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca62412030392ebdbc85c3f48c86a975"> 1897</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b3ab90c798d6aef4cd6ecdac58c0875"> 1898</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae48523912990c4506c5aaa2875c7fbfc"> 1899</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20cf19d0f5118b5d4dedaae3b5058215"> 1900</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b70a004553aad13d51b09ab7c3e3077"> 1901</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_GATING_OFFSET 5</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9b7867fda51fcfbe4bd37bdea9dbc8d"> 1902</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_GATING_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97d025bd4e507f4e131b7c7a463c3122"> 1903</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af76b4d72f021756e12c3d84c14b22c03"> 1904</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI5_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a785775d7051446113bcde16fdc24a358"> 1905</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_GATING_OFFSET 4</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9668fb7408c72c28f5559ff485ab9339"> 1906</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_GATING_CLEAR_MASK 0x00000010</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af7caf6d50a33e401a306680bcc94d4ed"> 1907</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a833eac5494a9585208d1b42050ece1c1"> 1908</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI4_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae91679bc8b2ab6f843f86fd3f8c21c5"> 1909</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_GATING_OFFSET 3</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a107b321058df2dc34f430df37cd015e3"> 1910</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_GATING_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af0ff4d41b7839e94ae116e92579657e1"> 1911</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9677dc57843e85d8413be02c7dcbe684"> 1912</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI3_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a8573f5441981e3c6cbf765bf45d129"> 1913</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_GATING_OFFSET 2</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66a3aea6b1e1f8dadb3e93a4905852be"> 1914</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_GATING_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a48a2b6fbcfd6e6cf13074541d4a2d95a"> 1915</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10cb24b0277c7535c63fc54e241c27c2"> 1916</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI2_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac099acd75977cd31cfd5fa586d0e9f39"> 1917</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a255c6a5aee394930ba55fdcae123d017"> 1918</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32ffbe9345c68c69fe3a82d06a06f66a"> 1919</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aebfe6dc3ecb242bffed0c040e3b60c2f"> 1920</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af10425e1ed5959f7e0828c47f163c228"> 1921</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5f7e83f9d220c33dfd38d133f823891"> 1922</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66c0e5c0ec0cef11a84b9fc965d0b249"> 1923</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac1701107cbaa60a640a8e781f25d5ebc"> 1924</a></span>&#160;<span class="preprocessor">#define TWI_BGR_REG_TWI0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160; </div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2bc7c8219db7615f5783581b7aaf78bb"> 1926</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG 0x0000092c</span><span class="comment">//CAN Bus Gating Reset Register</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c2dc37de9d8b7f0ee6ffd055a3f7888"> 1927</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_RST_OFFSET 16</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1aea57a61c5672502729a9a73b117b5a"> 1928</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a675461db720ee03823283c259459fc82"> 1929</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9c4525a246379f2bdb8b4f174a7dd00"> 1930</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a099bb8c539c0c456c4c21736aebe6eb9"> 1931</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5eee8fa5e385dcb0f99b18f589a562c6"> 1932</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac358576692dda8cb070b624af42ee4d3"> 1933</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a274708cf8ec9abd3136aa982451d5ff9"> 1934</a></span>&#160;<span class="preprocessor">#define CAN_BGR_REG_CAN0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160; </div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/*#define SPI0_CLK_REG 0x00000940*/</span><span class="comment">//SPI0 Clock Register</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7d1094b5cd2b77405644b3c654fe452d"> 1937</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_SPI0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5cc5c117b4da54fb1eddab3d42e4215"> 1938</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_SPI0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a800645b0ccd31a4f5d5e98f98e8da8a3"> 1939</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a026d9989fad54f8de04de3a3e151c078"> 1940</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_SPI0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad78bb52b793b1589fc0b960812c147d9"> 1941</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66e52873b649937538ae0eaa91d18c84"> 1942</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7e3bedea6dc3c933e172395e320b8413"> 1943</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a681675c348b4aad84896d601ba99cb15"> 1944</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x001</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a036b67acb806ca8139915af141a53550"> 1945</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x010</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adae88f3c3237e04e198eaddd3d41b17f"> 1946</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x011</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c3483310c5f46b44c5245b99f8dcb3b"> 1947</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_CLK_SRC_SEL_PERI1_200M 0x100</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08effb1192aef34ebc84702a63454e6d"> 1948</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7665f17542c8ceef6a7ef7329b1e5bee"> 1949</a></span>&#160;<span class="preprocessor">#define SPI0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160; </div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97bf5ce44f5efe0352975b64adc426f0"> 1951</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG 0x00000944</span><span class="comment">//SPI1 Clock Register</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ade1fc384ad5f69cac495f17dbde2b4f1"> 1952</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_SPI1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acd53a7534843512bd3ad2a6ab159bfad"> 1953</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_SPI1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c753d697d41d59950529729edf6cc06"> 1954</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7f0ecbaa5cc11d29b63ba20114d7f31d"> 1955</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_SPI1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a623afde128c81994df4059ba9f571290"> 1956</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41e7d48c3bbc84c2597cb037a2fca0f1"> 1957</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8894c6b4e990562004a5af684279a302"> 1958</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84144dc6fa54dda116f2c7fa0e68bf4e"> 1959</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x001</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7af44962dd7ca82b06d9a5cf97550492"> 1960</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x010</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a953a0bee767e173f96becbedcf71e3ec"> 1961</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x011</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a04a61c16f9245ab0d120f93a360cba88"> 1962</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_CLK_SRC_SEL_PERI1_200M 0x100</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd9b8de38eac64420aff00e1c16d6be5"> 1963</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa6f49308088a29a940508f635886fdd7"> 1964</a></span>&#160;<span class="preprocessor">#define SPI1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160; </div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6695defca0e8c8b5ad635db3cd7926f7"> 1966</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG 0x00000948</span><span class="comment">//SPI2 Clock Register</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1b6ef0230f824f5ea7b7a8e78c1a957f"> 1967</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_SPI2_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa0079c05963af1dc23071637e19cb463"> 1968</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_SPI2_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5f6ec2d0561bb7ba830d9ab8d9bf90e4"> 1969</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab27810dabc0439272c1f5f3ea122acac"> 1970</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_SPI2_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a42da22ffd59db4ce5f676011a575aed3"> 1971</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8509e6a0dac0137814e599e36dd96c01"> 1972</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af1bd4c5929cc47dee89820936131daaf"> 1973</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a147b5c85c69e0ac646a24002d1605ad3"> 1974</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x001</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff8049ea56f9c8db629496739a25134f"> 1975</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x010</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e103a71e9f2567d9f2529d8c4299f6f"> 1976</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x011</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9ed4b6657aecba6d2419e33ab98cd909"> 1977</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_CLK_SRC_SEL_PERI1_200M 0x100</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeebdff0f1e2ca7528ee503a2985ae439"> 1978</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a52ef9954ae80f9a6ac4bc7aeac63ab07"> 1979</a></span>&#160;<span class="preprocessor">#define SPI2_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160; </div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa6331affc6aff848ffc4c5eb588394f1"> 1981</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG 0x00000950</span><span class="comment">//SPIF Clock Register</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a824ea853ac4e104eb563779322c8612a"> 1982</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_SPIF_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ca42940e4b8d02fc9c84352657b5090"> 1983</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_SPIF_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a995f2dc90ac2edfd06346d3d6026a21b"> 1984</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c0c03c80da214488e363d464cb7c157"> 1985</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_SPIF_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a253d7c52c9c03b9b54ad25d57ed51857"> 1986</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abaab8ca6530c81ba78df779210e1166b"> 1987</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4d4cf47408d756c1bc2d7fecbd89d640"> 1988</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a348c74a9252f6a1a8387d83f862ed6a7"> 1989</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x001</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7176cebe189f8b200a97b963d5d72742"> 1990</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x010</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af615563b92d96f029084ac1ef6060b84"> 1991</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI1_200M 0x011</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acee59d6bd5a22013bcd5e06a4482c457"> 1992</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_CLK_SRC_SEL_PERI1_300M 0x100</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeaf83ccdc3cc1203b5c2950a18412375"> 1993</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6d57d7a4d32a046e71133c14201242a"> 1994</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9342e1b408ceb14d8bffbdd3949bc156"> 1995</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a697c25c0a3d08a4e688138b3b6670e10"> 1996</a></span>&#160;<span class="preprocessor">#define SPIF_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160; </div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf1e2b76c287c2ab7d4fee5cca84660b"> 1998</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG 0x0000096c</span><span class="comment">//SPI Bus Gating Reset Register</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae1055318fc831b275080ea75333e96f4"> 1999</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_RST_OFFSET 19</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa125d2b432f6e58df26c71cc0cd2b79e"> 2000</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_RST_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a371f9b3057d02f0443efaaf7d9f20e9f"> 2001</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b7c3a556547d4ae4e1ad40b832d6e27"> 2002</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7810029bdedb25affc53d3a7ba9ecc5"> 2003</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_RST_OFFSET 18</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5518bcc790eaf58e15901964766f5ee"> 2004</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_RST_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a608c95990879b44d325e93c3b088bf2c"> 2005</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae56785f5453496402e374bb432c11d70"> 2006</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a00f27cf59596674543944bad559e8198"> 2007</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_RST_OFFSET 17</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a943435e0d7177372fcbdd1363e5f6ef7"> 2008</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7ee6054c9ac0684725e8f726dbf0afa6"> 2009</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a54ec83dddb16aba7e83b02c0db4d74f3"> 2010</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2970eabce1d3dd219142fbf5bef95712"> 2011</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaaa4e946a14c39d715834668e7073992"> 2012</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2ae8efde938ca8cd0b4aa02d42585d5b"> 2013</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af4303cb0e687cda970d8a51536ecf8cf"> 2014</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7d5c53001c27a6ad748a12f42ff37116"> 2015</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_GATING_OFFSET 3</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a907a2da1f3b0c78e563fef399edf6070"> 2016</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_GATING_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a955538151b58a9d9868b28c983697363"> 2017</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0dd8f7b956e611c6c4864e352cbacbb1"> 2018</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPIF_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7d086e2f323c78d7e26c6f9882764df"> 2019</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_GATING_OFFSET 2</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a744d4c7539e1d1261ed94f7df11d404b"> 2020</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_GATING_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abab1c04bd65ad52ca25b5013ee1fd9e4"> 2021</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae5984442560a29d945ae0a4e5fba10d0"> 2022</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI2_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a398deda767c1ad433ab84cc8ee07b5de"> 2023</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad231933d6e472f502cba1ad9159c8f37"> 2024</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5019a89135ce69fd96ca91c1250a0452"> 2025</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4ad5e6e3391075389c4aa1aea7c2a64"> 2026</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8be3d00b79b081adb3ec83a1ba97155b"> 2027</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa40f001c8edc37e26089e6c4c6d26f34"> 2028</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a672ddab2b5943e7075f02e241a88ace2"> 2029</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a002e4c7d66bdc04fa3ad758c5256d2ec"> 2030</a></span>&#160;<span class="preprocessor">#define SPI_BGR_REG_SPI0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160; </div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abd5f97d5effef1ea419af3f23bbdb501"> 2032</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG 0x00000970</span><span class="comment">//GMAC0_25M Clock Register</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab164bed222467534d20227de6d5fd9fe"> 2033</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2837fd24052ba4ec803cc06171a76284"> 2034</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7d3dae4357feda5f8b599ee76a0f85b"> 2035</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac5146f05b2852d126a9b28af648dbe04"> 2036</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3cb57f7e6ef307b41c6267ba7441bddf"> 2037</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_OFFSET 30</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20c27639269450e5c946da6279b1fcea"> 2038</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8fe1c3952be9eaa4438150c507360294"> 2039</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2df9e491ef5b28da34983f59958f0286"> 2040</a></span>&#160;<span class="preprocessor">#define GMAC0_25M_CLK_REG_GMAC0_25M_CLK_SRC_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160; </div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1671f257f11ba6572a7ad8d8a62d77a0"> 2042</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG 0x00000974</span><span class="comment">//GMAC1_25M Clock Register</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a88f310ab895342307661e52e753ab6eb"> 2043</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6b299bb5e515dbf93c6a5b999dafa9f5"> 2044</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae69008ce50cc4d615e245f9685568aa4"> 2045</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40abf2e12c5d8ea84e5797ad91c2e2a4"> 2046</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17d892dde3feac678522be39270fe1f2"> 2047</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_OFFSET 30</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf240e4bebcfacf6ca0816a3bafd907d"> 2048</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa51374395996227296c91c4ce9efbc32"> 2049</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a159d34576894c44e96221fd3e8e121a5"> 2050</a></span>&#160;<span class="preprocessor">#define GMAC1_25M_CLK_REG_GMAC1_25M_CLK_SRC_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160; </div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5e70c1c083ecb28073c5cf29d042fb34"> 2052</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG 0x0000097c</span><span class="comment">//GMAC Bus Gating Reset Register</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a96a0b0db4591f37191f38dfa6decf5ac"> 2053</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_RST_OFFSET 17</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8c5cadbb9a7fb6d4a5444d6cabaffec3"> 2054</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa3731137d23c5331e865d5e30bee938"> 2055</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaf68f4082603a22da4a7bf83bcd0ff97"> 2056</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6aeeae4f762b761a34e5465b121757d"> 2057</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac5b3aa2caebc692af6e370ba8a141d2a"> 2058</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d989eca2d5cd4e053aa61e3b26d4f7a"> 2059</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b87b1d1ae20fbfb470839a45a48e56e"> 2060</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a714086a9ec60fc03beda2ed1b2e5996c"> 2061</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a260d0ec49bf6b06fa17792c08f831948"> 2062</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a94d110983d24fe17781b0d0ccf1c95e8"> 2063</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_GATING_MASKS 0x0</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a582a179fc3891b35252d80c3e9125449"> 2064</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa77f99ba3a10b2f53a2ab6152f636473"> 2065</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8901da76876a4363092159c77a588033"> 2066</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2140f9b01130f7594cb87badbc93da8"> 2067</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a247fe0e755d2e02dfaafdce0a503374d"> 2068</a></span>&#160;<span class="preprocessor">#define GMAC_BGR_REG_GMAC0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160; </div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9393b41ebc54c231fc92ed2549996d3b"> 2070</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG 0x00000990</span><span class="comment">//IRRX Clock Register</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92cdb350b9b3e50e9b039e80306d2058"> 2071</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_IRRX_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2016bcc852812aa9331bcbbe96e94675"> 2072</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_IRRX_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adb372222a802caae2a092647f8494345"> 2073</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac2432cc23696d925deabfffd62157fe6"> 2074</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_IRRX_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb9810a639b3d33b430e8aee95d716d3"> 2075</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab3e32a6fa5b7dd89b8febab7ffdb7097"> 2076</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8827fe6610134da4b0af76933c0f02fd"> 2077</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_CLK_SRC_SEL_CLK32K 0x0</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9e54908bb17d9df51e944a4b6337f42a"> 2078</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_CLK_SRC_SEL_HOSC 0x1</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af5ee08fafdfcc3bf3923a37098b4a166"> 2079</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a35165222a01ccfec04cf0c7e489ca55d"> 2080</a></span>&#160;<span class="preprocessor">#define IRRX_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160; </div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abaa1caaf26d23cc05777df172e3140e1"> 2082</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG 0x0000099c</span><span class="comment">//IRRX Bus Gating Reset Register</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a385bf18d86f33e12963824893dc1ed56"> 2083</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_RST_OFFSET 16</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2aa4475e94b8dee674628deb8e363a5d"> 2084</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7cb30ff0fbf83ce46002b2f0ad1c166b"> 2085</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac6f80ce85c15deec940d1745c03b7ca"> 2086</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9c0cd25857038987288193d5916cc41"> 2087</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8c23c5b46e9cd28da406ffcb3a06ff73"> 2088</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afda15ee001e47a3d66a4e2d8dbef87ec"> 2089</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4cb2304b4a6ea1e6104b4e7c80395121"> 2090</a></span>&#160;<span class="preprocessor">#define IRRX_BGR_REG_IRRX_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160; </div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a76478d04b48ab6074ef9be880a5ea33e"> 2092</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG 0x000009c0</span><span class="comment">//IRTX Clock Register</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af41190b78d5e9fe0a31a19eacefabdd5"> 2093</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_IRTX_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a943e9f9cbf06b6bb3bb36cded7b4fd67"> 2094</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_IRTX_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab2499f650bd3e75261f4992460c4a1f8"> 2095</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a63c4edda61a5b26a309e6838e6a27d16"> 2096</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_IRTX_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a219adfab06a97bec9412d8a565a25773"> 2097</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad65218289c9c4fb35872cf8df1375a06"> 2098</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ced1568a9418cfa6abf798f7c35ebc7"> 2099</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_CLK_SRC_SEL_HOSC 0x0</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4aa50339d23b44908f7a85a718e25483"> 2100</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_CLK_SRC_SEL_PERI1_600M 0x1</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2b571467c58403112832f8b520a74f4a"> 2101</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a18820d17a98d9e5a8927cfc2e6da1a1f"> 2102</a></span>&#160;<span class="preprocessor">#define IRTX_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160; </div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af3203b878d0d9a012b5798ac683dada0"> 2104</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG 0x000009cc</span><span class="comment">//IRTX Bus Gating Reset Register</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8eaec983b7bfbd2d29a1604780006e5b"> 2105</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_RST_OFFSET 16</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40bccf77938405d2263aaa8ae20adac1"> 2106</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a568529c2416887c06e338e2ad65e4050"> 2107</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af37bab8a9b0b60a14bd3ddeb269f4b16"> 2108</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a77d7f4ab01472a261b0c5b1c589d920a"> 2109</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca93c7f4bab95b4b83aec2e5ad8ca656"> 2110</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acdfa1f5bc752400e799ce0c43d2d23db"> 2111</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2fdc6bbf0f12da5c2be0d89f41e4178"> 2112</a></span>&#160;<span class="preprocessor">#define IRTX_BGR_REG_IRTX_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160; </div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1e1aac677e28d813f97383642b6c6c94"> 2114</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG 0x000009e0</span><span class="comment">//GPADC_24M Clock Register</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5cc6dc4b93c0420b53f7752c696cec22"> 2115</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a0a499ee82dd37e876d56346d92fee1"> 2116</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae9600cf06b431a934ec02d0ac3d15c31"> 2117</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a945ec39026c3bbaac507e22ad2caab91"> 2118</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG_GPADC_24M_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2fbedda6677b13173dacfd020b8483df"> 2119</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62d2af18150c76751f43822ecd1cce5c"> 2120</a></span>&#160;<span class="preprocessor">#define GPADC_24M_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160; </div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae98c7c087f5ba75bdff1edae5c814075"> 2122</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG 0x000009ec</span><span class="comment">//GPADC Bus Gating Reset Register</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab5146abd6d3d16715ea2fc7457fc15cf"> 2123</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_RST_OFFSET 16</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29c0e0991186b710cf99572525ec1c94"> 2124</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad787083ac923495fd0a31801b2b97511"> 2125</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab007e7128bd21e0eb2ea57591aee41f9"> 2126</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7adfb5a0c7d8ee3e9742d42fe12f24d4"> 2127</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a247f5a32146f1fab0a886f1aede0a481"> 2128</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aadf091be2ea0ae278e77b4ac9c93c9a3"> 2129</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac50488357d79da046e14110bf6d6dba"> 2130</a></span>&#160;<span class="preprocessor">#define GPADC_BGR_REG_GPADC_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160; </div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f481d8f09a2993e55e13c28dd3d62ca"> 2132</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG 0x000009fc</span><span class="comment">//THS Bus Gating Reset Register</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f8ffe21fcd80ade0bb78ee2daca9746"> 2133</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_RST_OFFSET 16</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a619563662d532ddeaf50e7de30412288"> 2134</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac2c2c62f64e2ea7a9c6b2c44323e4c68"> 2135</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee9872cda69f9a1067fc8883a7d06288"> 2136</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a15829af47322d48a45136f507b1cc76d"> 2137</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2b84777609eef60906b4e931f24ee10"> 2138</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3570ae03291dc3feeb99865019422fb2"> 2139</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee31cf870ad1b020acedacc3ac6408cf"> 2140</a></span>&#160;<span class="preprocessor">#define THS_BGR_REG_THS_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; </div>
<div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad42d8725ac84f67509832accbc2d137b"> 2142</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG 0x00000a70</span><span class="comment">//USB0 Clock Register</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a804b1e817d4698d1bf14676be7c52398"> 2143</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLKEN_OFFSET 31</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae6b54decca294b2fe7e7518f2bb68296"> 2144</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLKEN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a214322ba5957ad6cc385107bc93a87e2"> 2145</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a1a8dd66d904b7dce95bcda6a21ab50"> 2146</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLKEN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a042350db870581b9d05e02d4b66b1e09"> 2147</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USBPHY0_RSTN_OFFSET 30</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad7b01b3298f9752179b24a8fd722dc6f"> 2148</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USBPHY0_RSTN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a688f13de4447f6b54367fc1a4f54a0"> 2149</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USBPHY0_RSTN_ASSERT 0x0</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae42fb2764cd6a94d1096a264dea76cf4"> 2150</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USBPHY0_RSTN_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a27a48d8d21f34212c7b80e2d39d75570"> 2151</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLK12M_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a318cb743eb59da80da1a8640798477cf"> 2152</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLK12M_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7827abe8e6b2e49dca0cf54b49ae153"> 2153</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ 0x00</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae9fb43f65924dfd051ab4e1d074afe59"> 2154</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ 0x01</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac8fd0b7749c71993ded703db15c3dad6"> 2155</a></span>&#160;<span class="preprocessor">#define USB0_CLK_REG_USB0_CLK12M_SEL_RTC_32K 0x10</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160; </div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afac9806a6b9ab9beb531753650cdd7e4"> 2157</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG 0x00000a74</span><span class="comment">//USB1 Clock Register</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a610d8be6313b2dd14296baa3f268138b"> 2158</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLKEN_OFFSET 31</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84e0509e8ff9953d9657ca29101a215b"> 2159</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLKEN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aec86baedee553f0da339cc77a7d9d956"> 2160</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5af86ac9dcc9986b8867241ee14e031d"> 2161</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLKEN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2dac2585e8a1db48672b8e561feed7d"> 2162</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USBPHY1_RSTN_OFFSET 30</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeb82cf3f8cbb4153359e384a498482ea"> 2163</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USBPHY1_RSTN_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2841e83cd7461820eb21d62ac06d8535"> 2164</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USBPHY1_RSTN_ASSERT 0x0</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae867fa8802e7518b0878d544d151b72e"> 2165</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USBPHY1_RSTN_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d87b3094e4f611867c5e56ac727b78a"> 2166</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLK12M_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad932d5d5d1d18901d5cae1f7d9466a22"> 2167</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLK12M_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a0e03fcffeaa0cb0cb8b853a842cefa"> 2168</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_48MHZ 0x00</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace649143a3641d173488b514ae8adb5b"> 2169</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLK12M_SEL_12M_DIVIDED_FROM_24MHZ 0x01</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a044bc325e8382f968e481cb6c0d27ba1"> 2170</a></span>&#160;<span class="preprocessor">#define USB1_CLK_REG_USB1_CLK12M_SEL_RTC_32K 0x10</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160; </div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1f05dcf716c4bec449bd04e73a313ac"> 2172</a></span>&#160;<span class="preprocessor">#define USB2_REF_CLK_REG 0x00000a78</span><span class="comment">//USB2_REF Clock Register</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae227d935884ed0dafc2e09316214267d"> 2173</a></span>&#160;<span class="preprocessor">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a660cab02b0967303922d1737df609eda"> 2174</a></span>&#160;<span class="preprocessor">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8db9a92ca02cf122d94bda426c8d9033"> 2175</a></span>&#160;<span class="preprocessor">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a85085a865e2a835f44a20f8aa9dc0fa5"> 2176</a></span>&#160;<span class="preprocessor">#define USB2_REF_CLK_REG_USB2_REF_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160; </div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e068136798ff1c417c6945b41bf8cab"> 2178</a></span>&#160;<span class="preprocessor">#define USB2_SUSPEND_CLK_REG 0x00000a7c</span><span class="comment">//USB2_SUSPEND Clock Register</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2f3c58600867385f2b12588145fdf1f3"> 2179</a></span>&#160;<span class="preprocessor">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5445c7214ad6d6b6cb7cd1a286e3875f"> 2180</a></span>&#160;<span class="preprocessor">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21dd38f001291300bd5e354781083cb7"> 2181</a></span>&#160;<span class="preprocessor">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4c7d08054df43268e10621b0e4a0c5d3"> 2182</a></span>&#160;<span class="preprocessor">#define USB2_SUSPEND_CLK_REG_USB2_SUSPEND_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160; </div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5dba2f1df6ad33979f355e04694b5cfa"> 2184</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG 0x00000a8c</span><span class="comment">//USB Bus Gating Reset Register</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa7ebc3b2fcd930bd73b84ede3acf6f75"> 2185</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_PHY_RST_OFFSET 26</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af52d012a60f16998cbac3423346886ba"> 2186</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_PHY_RST_CLEAR_MASK 0x04000000</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f8362b786e8eac653b8c23b08b29ab7"> 2187</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_PHY_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a360c51f2c4701dcef0e525963dd0c725"> 2188</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_PHY_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc231b5894da63e34e691f7222a065ef"> 2189</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_RST_OFFSET 25</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4c6909053b4bb380007629d129d09fec"> 2190</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_RST_CLEAR_MASK 0x02000000</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a598d7c488f256324d7d4d73b332ae821"> 2191</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe5a7e8ea48d5362e77dca42679f5d18"> 2192</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aadb21ce4535f5a2b14c4525d1c7e1673"> 2193</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_RST_OFFSET 24</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a45b58bb28358f84086bbea912ea718b4"> 2194</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_RST_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4692f4bdbe306b073e59cb75fb7e7ac0"> 2195</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab3f27d9bf4fbc45e8bd041f649aaef9e"> 2196</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab0464e392e0bb0cda00165cd02b24872"> 2197</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_RST_OFFSET 21</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af51d5b70b908f904b614aa12018a6714"> 2198</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_RST_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abd408fee74d8cb6b44b41b0e92f68d2f"> 2199</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae969c158865d6dc539d71d07a756194"> 2200</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0d0e18188932ed37956aee790b109da3"> 2201</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_RST_OFFSET 20</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab184b4170a36a5a7f9065a8842f566b3"> 2202</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_RST_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32f7bb50cf089f7a567677f8210cd6eb"> 2203</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a771430d306dbece11fa09e53afd8538a"> 2204</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a11472e4750c4e490ae8a41158e267639"> 2205</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_RST_OFFSET 17</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc91f9c5431bb8c8e7be0c0f52e1b4b9"> 2206</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0def8f1fbb06f04743228d3a3ddc6b8"> 2207</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff074bc569c1d71e5a3b523021ee97d3"> 2208</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa517a53b5ed64d525d73b287395d6c1b"> 2209</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#addd375fe3251c3a30e5963b2bc9e53a7"> 2210</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a92647a644bf673e6377ce1324087bff3"> 2211</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad2dc04482d0055fcbc292bae380052e2"> 2212</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a53e67b5f6d2e61ee954e20612a3bbd18"> 2213</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_GATING_OFFSET 9</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae983adfe811f9574527403d56f761168"> 2214</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_GATING_CLEAR_MASK 0x00000200</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5dcaa874e6bbcd92bbeba60643af2b5e"> 2215</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6af1b6b13f6d0136b482114dfaeed6b8"> 2216</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USB2_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af0e92ac207c70b39bcd876a624dce198"> 2217</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_GATING_OFFSET 8</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7495efd616f486aabcd19074be4715eb"> 2218</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_GATING_CLEAR_MASK 0x00000100</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa07c13b2d5512e32d8ee0a0c54954b1e"> 2219</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a97d319f8d19771b1da5777c46d42ff06"> 2220</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOTG0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6112933e664bb5e6a3a02d02f9e693f9"> 2221</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_GATING_OFFSET 5</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1cc49f48315fdb3502ad629fb3055b20"> 2222</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_GATING_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f9da49013a38090aae96239a88afaf9"> 2223</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a87a69c5aef7b6aaf7ffe88e83fe43a3a"> 2224</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6812917b4ea4d5380274f493aef87515"> 2225</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_GATING_OFFSET 4</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a51d8f6e32f53c4d2bf8fc4bbe8bc7988"> 2226</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_GATING_CLEAR_MASK 0x00000010</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae66ba3c470198e078a824996fa87f0bc"> 2227</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9256a8c14a854ca7652a86dcfc5e8f1"> 2228</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBEHCI0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ba986a702f0b34a041e0b45d9584203"> 2229</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41e84b8ba9b6913c72c85b6917d01da0"> 2230</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e3358b86ceff873783821480a0a3ee6"> 2231</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9e055d9f89fb94bdc031de9619ce850"> 2232</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0582cc1842df1a0b98f96c8f6cfe7e9c"> 2233</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a006959a8536784ab98674d313b7da4ef"> 2234</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a466ec2f1d394bbb019da473d49ea1314"> 2235</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d0249ec6258e8ff7ed5deb7cec9f588"> 2236</a></span>&#160;<span class="preprocessor">#define USB_BGR_REG_USBOHCI0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160; </div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a25745a7dcdb04b403502da0459532ebb"> 2238</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG 0x00000a9c</span><span class="comment">//LRADC Bus Gating Reset Register</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6d2acee01b7578e0e9c03c453744534"> 2239</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_RST_OFFSET 16</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1b031b9071c6e2d3d79af62f665e0983"> 2240</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae7ea64c9c0732cfee95c49815eaa31fc"> 2241</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2301cb75290409ff1ab509b35321b4ad"> 2242</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38a6b81d49838b1397635aa5d9920ac7"> 2243</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a643ca69098baf20008eab660f0c9e11f"> 2244</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9cba9d6b3da15a7bca9b5379f4eb1803"> 2245</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee8c0b8174faa092e81df7cf276a1861"> 2246</a></span>&#160;<span class="preprocessor">#define LRADC_BGR_REG_LRADC_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160; </div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a36b59b5a92ad868c3602171d0837eecb"> 2248</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG 0x00000aa0</span><span class="comment">//PCIE_AUX Clock Register</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a14333d636e30445b05fcf8e99b1ba01e"> 2249</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5513616fd2536d92935849508aee386d"> 2250</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a306f80bd0237db18fd629e64f72a98fd"> 2251</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a76a46f1e47e0c6a835e9ec554fa2d415"> 2252</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_PCIE_AUX_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adbda45e50c5cd2347e099464ee4534bf"> 2253</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f7e50dc32617f4ad98f16e944c8a65d"> 2254</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6f6fc399605b4751bae3167c1e5605d"> 2255</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_HOSC 0x0</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a9594793eaf322b8ffa7ba088e04ff0"> 2256</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_CLK_SRC_SEL_CLK32K 0x1</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a59cf056bfaa7b0c54c76b27173eeea70"> 2257</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae128955dc8d524f2566c1a3c1a70d444"> 2258</a></span>&#160;<span class="preprocessor">#define PCIE_AUX_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160; </div>
<div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a612229e027f3aeb4559332df411859e1"> 2260</a></span>&#160;<span class="preprocessor">#define PCIE_REF_CLK_REG 0x00000aa4</span><span class="comment">//PCIE_REF Clock Register</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49d23bd884623221fd7ade382fdeb4d1"> 2261</a></span>&#160;<span class="preprocessor">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5138813ac7b1f4ff296335c8261eb93"> 2262</a></span>&#160;<span class="preprocessor">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4bd3d9f40bc98c574ab4636558837a5"> 2263</a></span>&#160;<span class="preprocessor">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a764a1bd0a473e32f99ad9dfdaab4d8e2"> 2264</a></span>&#160;<span class="preprocessor">#define PCIE_REF_CLK_REG_PCIE_REF_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab94777b88e2ca765ba3b4c1f09a70320"> 2266</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG 0x00000aac</span><span class="comment">//PCIE Bus Gating Reset Register</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a96d30357adaa117b41e014b5b45163ff"> 2267</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_PE_RST_OFFSET 18</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae00e7ef855beab26cb8f3f87dc185403"> 2268</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_PE_RST_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aad5d6bf459b4276f19fcb3701909820b"> 2269</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_PE_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38df7e7a51dae2b26e742b0177f93e4a"> 2270</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_PE_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e42fc4e46a77643fe349532ae413cde"> 2271</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_OFFSET 17</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed4172662eb8e5f42b852b335d17b203"> 2272</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab14b68f582974919d5acb4a545eeb439"> 2273</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ebed306f313900ce5d8c9e2d7af1fe2"> 2274</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_POWER_UP_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a234bf6296a761815c252048e29bb752f"> 2275</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_RST_OFFSET 16</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a788d1a4fd5092f580d4c0de8d9b5a0ed"> 2276</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9f66fdc9ad0098440f8f0cd58ca7f3c6"> 2277</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a61d00668cff5b06e218c516a0b08ea0b"> 2278</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a05077784f6508d2cfe88529cffb7844f"> 2279</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af56a3510bdfd1078921c910e658b10f7"> 2280</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a813990b6bf55c43231bcfd05702b6f45"> 2281</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a79893d6eb6ef2070f04f6efbd61b7840"> 2282</a></span>&#160;<span class="preprocessor">#define PCIE_BGR_REG_PCIE_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160; </div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a063841e4aee1a1436edb077cf16da6da"> 2284</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG 0x00000abc</span><span class="comment">//DPSS_TOP0 Bus Gating Reset Register</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5bed8f1ab8dd330b3581dfcc1b787c77"> 2285</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5d5206a65322b017ba0d1e27d82b4368"> 2286</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abdcacca6a205b7ae6ca0e4aa212151c5"> 2287</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e39bb14e8464fc599d0202944b39829"> 2288</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a730959d142aa9ec9395d8dc30c168a0f"> 2289</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d4fe21a1e702dfefc33302a33a6f8dd"> 2290</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9c741ca8c2edbd13df60ad71a8f96b6"> 2291</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a83a60af9a15963752be23db5975f07f1"> 2292</a></span>&#160;<span class="preprocessor">#define DPSS_TOP0_BGR_REG_DPSS_TOP0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160; </div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a158b3aa0bc864a62bc2bb90a1f9a67d7"> 2294</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG 0x00000acc</span><span class="comment">//DPSS_TOP1 Bus Gating Reset Register</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9dd90d2d9b1f8473964c14db975a3454"> 2295</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_OFFSET 16</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b95d915588e7aea107427f94fc5d572"> 2296</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a626bfed9939a937b18b05d09138a082a"> 2297</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5f53bdccef57e6ea9ded22ee935588cb"> 2298</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5964f552eade788eb1af5f79cac8bc07"> 2299</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3e5fbeb9f7e23f13d0ba55616c0689b5"> 2300</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae559233417bef046dff6a9a25cc48e5f"> 2301</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f847203b3639dccad3ec3d3a40a375e"> 2302</a></span>&#160;<span class="preprocessor">#define DPSS_TOP1_BGR_REG_DPSS_TOP1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160; </div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adc145801f32412ce3b4c5bab038a5eed"> 2304</a></span>&#160;<span class="preprocessor">#define HDMI_24M_CLK_REG 0x00000b04</span><span class="comment">//HDMI_24M Clock Register</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a2c5ac9fcdb7ef7398b79b9c3a5c777"> 2305</a></span>&#160;<span class="preprocessor">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a456a4d44577376eaef48fb76357274c9"> 2306</a></span>&#160;<span class="preprocessor">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe00df3b0c3b83f0cf21f1036b206c7d"> 2307</a></span>&#160;<span class="preprocessor">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a548e4a92c5604ef40bdb759d5e8c12e4"> 2308</a></span>&#160;<span class="preprocessor">#define HDMI_24M_CLK_REG_HDMI_24M_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160; </div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30f376c15257a6072f018757708efa55"> 2310</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG 0x00000b10</span><span class="comment">//HDMI CEC Clock Register</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af4d5b0465ed9fed1614da04b79703e28"> 2311</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7a191fdec81acbc2fe8c2408d7bf62f4"> 2312</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a87a7112c25abd0bcc772918f80418417"> 2313</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1bd6d47dcb9ae2f4f45a56d5115dc48f"> 2314</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_HDMI_CEC_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afc1f6963375da66d1872ab6109d83f0a"> 2315</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_PERI_GATING_OFFSET 30</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0bf057fbd4cb04f6fd8fba09346c835a"> 2316</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_PERI_GATING_CLEAR_MASK 0x40000000</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9b6dac5c7994e47d4204166db67f05ab"> 2317</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aac082261025b5315877ee9545b788258"> 2318</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_PERI_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae14019bfa805fcbbbb2acd3e6b6a71d6"> 2319</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af89d769f018fdac0b363366897097a8b"> 2320</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aec397ebf685734b5c9b07df2f8d08814"> 2321</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_CLK32K 0x0</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab94a534c5e49937987f0f0b2dfec5a51"> 2322</a></span>&#160;<span class="preprocessor">#define HDMI_CEC_CLK_REG_CLK_SRC_SEL_HDMI_CEC_CLK32K__PLL_PERI_2X__36621___32_768KHZ 0x1</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160; </div>
<div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af92bd4ccd1bb4873a6a66555de80bd55"> 2324</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG 0x00000b1c</span><span class="comment">//HDMI Bus Gating Reset Register</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7e3bf77080a3c52e2f7c9511b792a64b"> 2325</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_SUB_RST_OFFSET 17</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a27dfafa838718252c552aa94228c5bff"> 2326</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_SUB_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae8bb1cd6fe292c23d03f17605dd82d1f"> 2327</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_SUB_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9d062f25b16a35eb1dd963bdba5b450"> 2328</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_SUB_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a178f3b4c149a22391b740cc6cffbe141"> 2329</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_MAIN_RST_OFFSET 16</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad94587c4668a11d63a8f448c7acb3d50"> 2330</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_MAIN_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9a712277608dc3a5f022f32aeada1410"> 2331</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_MAIN_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a90697466eb6673863280b08f80be059e"> 2332</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_MAIN_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a16c00ad61c5e0ad77c328a3facca3c37"> 2333</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa8f030dc44cd9c06827ec224b65ee6ac"> 2334</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84a4e0c36e6a821b33e7f379a37680fe"> 2335</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2420f06317946ae7dc2af9421b742cab"> 2336</a></span>&#160;<span class="preprocessor">#define HDMI_BGR_REG_HDMI_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160; </div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae737fa3cd7fbd8120b36e927d9c210fd"> 2338</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG 0x00000b24</span><span class="comment">//DSI0 Clock Register</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a42d4b6f50d05bc491eef334c8eef3865"> 2339</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_DSI0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a973891a74796f31f62b0cea21d358422"> 2340</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_DSI0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2742bf9479a90c843fcfa965d055d652"> 2341</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad1454c674ccb5f5f8bfa83d6aabca41f"> 2342</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_DSI0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc22402e6aad5268deada557c0aedaaf"> 2343</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a710b525ea35d559fd491cfc89c2e11e8"> 2344</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6d9140bccaae70384fd256e8cedfe8f"> 2345</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0146ff0033e30b63f71dc0cedbc47f4b"> 2346</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x001</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af59e2e8eea85404a7b08db74f113c4a2"> 2347</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_CLK_SRC_SEL_PERI0_150M 0x010</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3083148a7f3c94fbafee5913e521288c"> 2348</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adfd49abed36e2032401cb9d1fe5b4f4f"> 2349</a></span>&#160;<span class="preprocessor">#define DSI0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160; </div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeb4300896f6b5eebef4186fb92458499"> 2351</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG 0x00000b28</span><span class="comment">//DSI1 Clock Register</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24dd69b8748360029b903ceb358f3803"> 2352</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_DSI1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ddd1d0839e3ab12c31c74d1b78c5f61"> 2353</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_DSI1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a03ba67d71e9dde8396f157386d8f5fe0"> 2354</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8c1060f6f6bfd06f77f28cc60e8d1449"> 2355</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_DSI1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3d27c42e826689c9cba699d70da240a3"> 2356</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#addd502f3c255119a7c31e4409a05cd33"> 2357</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2131668512f7a6bf3745542338596db1"> 2358</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a78e3968c524caf8013c66295081e26fb"> 2359</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_CLK_SRC_SEL_PERI0_200M 0x001</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b07e76d56e9248cdb6601e8cf769f65"> 2360</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_CLK_SRC_SEL_PERI0_150M 0x010</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c0fec4f6daba834b8a2a749ff50e5ff"> 2361</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a18e778f79658f39e89d1d9a7ddf66b0e"> 2362</a></span>&#160;<span class="preprocessor">#define DSI1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160; </div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acd3c239739b3d0f75e4c1be717698c66"> 2364</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG 0x00000b4c</span><span class="comment">//DSI Bus Gating Reset Register</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38571b521e935ea0e8f4956875c7bd57"> 2365</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_RST_OFFSET 17</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1ed432a8c361057c647442cb28fe676f"> 2366</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4caf270aedd63ce6d26d33ce072354f2"> 2367</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afd28e39ba0b75acbeb22b593b2ca301f"> 2368</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3f0b27d8d4990bbf3072bdd1bbd05dbf"> 2369</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65d721394d5c14223ed73a2ca5d2c57d"> 2370</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a621f5020b3fd13d967e790670b95741b"> 2371</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae62f223295cc19f25a9abef2a0b3039e"> 2372</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab8f5ff0a644f5dd8f4b8d19c20e6becf"> 2373</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae2e2a337059b5e1aaee0bde0799a7a00"> 2374</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab497608c67ac3188a646aa0d31b42742"> 2375</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f92fb52dd27b89c681cb0f1ef14fc7b"> 2376</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3597bf616b0022bb4cdd96ed51dd92c9"> 2377</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af53bdb305793f0877cf558e1ee155ea5"> 2378</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad06a26e94901c5e6ef6bd02486c390d3"> 2379</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b490c3aeffbbf42e31a6caebb99c5d0"> 2380</a></span>&#160;<span class="preprocessor">#define DSI_BGR_REG_DSI0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160; </div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a893e5dd690236db9183f566da32f035c"> 2382</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG 0x00000b60</span><span class="comment">//VO0_TCONLCD0 Clock Register</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1315236f756dd4cf5e84d65731e611a"> 2383</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26db7a3bff718b46bf7081adba68c81c"> 2384</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a78577e51f28167109fe49bb6beb14d09"> 2385</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a45ceff62bf9b1e61e457cf54b3d1379f"> 2386</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_VO0_TCONLCD0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a68274762bcedbdb89c0f9d014884d203"> 2387</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3c4af32aa5bfbebfa41fe55db354d427"> 2388</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaef1d303eb6f9a02f33ee1f5ec14bfe0"> 2389</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x000</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a179b865e7007f659ebe6d525dfd8ab72"> 2390</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x001</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24b4164ec04a0aa1c704cc188238b964"> 2391</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x010</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2569b7f8c2cb36019eb48f3cec85fd89"> 2392</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a202a7b0783b8dc5ee9c4d84d0a222ce9"> 2393</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa08d03e934e95de2444b92b8d0228e2f"> 2394</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40295d2f30cabd3bac9e3e26c4f784ea"> 2395</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160; </div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3940b9a711b470116597272cce1397e2"> 2397</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG 0x00000b64</span><span class="comment">//VO0_TCONLCD1 Clock Register</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a960441f73b76cd2a0698dc62343e6b63"> 2398</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a758b0773a035c1b1c5a5bdbfd1bfb7c9"> 2399</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc97e513d7ffece7e3d9e990285f2df5"> 2400</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a22823e9a6653e6997100ab29ca9d0ba1"> 2401</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_VO0_TCONLCD1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa7a5b5a230c61a6d4c5cf6c1e89f85c6"> 2402</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aedf4464051091964c6b7e17bac96df1b"> 2403</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3a60cb27658c2317c77a9888240a3684"> 2404</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x000</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7d4c96cecce3b0368a41166480fa1f37"> 2405</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x001</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a267a75248d6cf47512399f3d9f8115dc"> 2406</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x010</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a631faf3f8dc47baa9b65f35f91aa82b3"> 2407</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0a6f30a39cd1b18df8ee2fb6aca681e"> 2408</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2b0113e44cdefd44e6d2e75a43204d8"> 2409</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aad3674228c5b235352f603374d195174"> 2410</a></span>&#160;<span class="preprocessor">#define VO0_TCONLCD1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160; </div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62ad3eafad52b66b31791956ad828ba6"> 2412</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG 0x00000b68</span><span class="comment">//VO1_TCONLCD0 Clock Register</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a365f9f73f2d0c03bdb7b64d18ffc035a"> 2413</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a57dba9a288a803f91671baa99e854c19"> 2414</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7faf599c18687e4b04ac9410a56a99c3"> 2415</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9f3b5f93d45a39c258a688d6566515b0"> 2416</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_VO1_TCONLCD0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a71ecdcbebbf584ccc1956d8285a51910"> 2417</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a811cb2b8128d2318b7e8f80da03756c9"> 2418</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6e36498a0631e65b5a17a5e57f9b79ee"> 2419</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x000</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac88fa7ae736717def3ebc3c9dc6a2af4"> 2420</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x001</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ee81352fb52b9e13b543f35c1891f45"> 2421</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x010</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad0d41f0d339878e2d16976e2251e91f3"> 2422</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab6ef72b54cbeb95cfed4d7a0bc851f92"> 2423</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7860502059ccf14e578ea9ba834d90d1"> 2424</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a932ad45c8095a91f3f6dafac505443c0"> 2425</a></span>&#160;<span class="preprocessor">#define VO1_TCONLCD0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62bf9fa7a6678807410b00b2fad66dc8"> 2427</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG 0x00000b6c</span><span class="comment">//COMBPHY0 Clock Register</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a55412f0334bc6c64214e588581118c05"> 2428</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a045dbcbed808b1665d9986ba2a3e9d92"> 2429</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acf3ed89f44f6ad47b6ef9cfffc5ab777"> 2430</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaa749cae232bae94391af9be89787f21"> 2431</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_COMBPHY0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a144381eb67e67567b1feafe602dc6c10"> 2432</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7154bad9f800a16fddc9e181430d4eb7"> 2433</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9fc9b0802f52cc47599cdba7f0b16d50"> 2434</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x000</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad85f351af9e65dbc5b981bb5883f2fc3"> 2435</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x001</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad56642e7cbf9b8278c5c3238fb40c38e"> 2436</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x010</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae3043edb3f5db4aab77445ce793ebbba"> 2437</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af6873a2f12ba7bddf731fa0043dc551f"> 2438</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30cdc91547ac84fb6dea8b037c94d59a"> 2439</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5929ec18b1ebdc9600f72b7023b89f96"> 2440</a></span>&#160;<span class="preprocessor">#define COMBPHY0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160; </div>
<div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8782bb157734021e28b8e88555dd8c4e"> 2442</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG 0x00000b70</span><span class="comment">//COMBPHY1 Clock Register</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb42296905de5c03047c203967a21b0f"> 2443</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5deaf4865705a8b5f1de3e212820209"> 2444</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af19e0d54a31d81f05c9fff0416bf61a7"> 2445</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84840f305aba6d3e36e4d0ec669b0d1c"> 2446</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_COMBPHY1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1039087a9e651617988ae8cd90b4cbba"> 2447</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a790d18c29e795be9219fa8ee6db018"> 2448</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4dc38c6cf76e08cc54264417f6dfe45c"> 2449</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x000</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afaf5558486cd95c1dba4baf2580aeed8"> 2450</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x001</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae836d1c68c4644462b1ade996f84a39c"> 2451</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x010</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adee5f53d3144d03f59ec9912d9949e64"> 2452</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7c4e9dfa2bff57e5f1f33b83a47e6da5"> 2453</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a76bba863f795610f69c737691998c0c0"> 2454</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4cf31b2477ffab61ce17454307a9e036"> 2455</a></span>&#160;<span class="preprocessor">#define COMBPHY1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160; </div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac099516aad1bef30e7fa6d96df665393"> 2457</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG 0x00000b7c</span><span class="comment">//TCONLCD Bus Gating Reset Register</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad74014ee55f6dd9f875b741c99ac533d"> 2458</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_OFFSET 18</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0a116cd9bf63176f4d54e7b1d3feff2c"> 2459</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad34580534ceef199713c359c4321fdb8"> 2460</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a00f21cc0e7794bdd1be012abb5571c27"> 2461</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab1010537f4c678f73be4f8b53fc3694b"> 2462</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_OFFSET 17</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af76b04a1ef17524397e92f72d5b5e124"> 2463</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a674260784f8e4aed37e24fd74080518f"> 2464</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1272243cb96da3afffbe6a9b12ee299a"> 2465</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a81ffeff638355969ea00ad17e47c3aac"> 2466</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a54389f6030535fcd018251bd374b843a"> 2467</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a03a2f4897a6460557abea01bb4457674"> 2468</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33e63a1e7dda4a0b94f2d49bcfa9ae46"> 2469</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb5fc9868198281e574cf02ed77018da"> 2470</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_OFFSET 2</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac40775760e056653c0ec889ed16f2645"> 2471</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a95cdcf852d81bee47e57ed87e9b0065c"> 2472</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a46cddc2c67dc1b5b313e411d07c42c2c"> 2473</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2c46710ae39da002fc9d5ae8ef828f8b"> 2474</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_OFFSET 1</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a468b94645551b0ef9e70ee0dc71176fa"> 2475</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b96b2bd63049bc956029a457ec1466b"> 2476</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a285e95d171606e1bacc754ee8b52621f"> 2477</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01d1f9eb1e8f8f709639d4459fcb638f"> 2478</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4158ce81846b1109d3d310c29de68343"> 2479</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afbf0fd1217661626d3c08c3ede59bc94"> 2480</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a291146dc28226e899cfdcd6851df684f"> 2481</a></span>&#160;<span class="preprocessor">#define TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160; </div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aaff4d4627f973958ccecb9b6eefe551e"> 2483</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG 0x00000b80</span><span class="comment">//TCONTV Clock Register</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acfc0f28a65902aab2881887f0372ac26"> 2484</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6c24daa6145c74986b6f542cba066ce1"> 2485</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29b85d92096bbe976e0ba055d5209d68"> 2486</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad833a64b6275b358199bc0409c452983"> 2487</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89345230ea6a64a5ba1918d56c1ae17d"> 2488</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a77a382d0c18d0e8a86001a16e7001ffc"> 2489</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a49c100a5e88f866877f8877ece7df1e6"> 2490</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x000</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abc64f56c2cea22a5f9549da8a4b6b596"> 2491</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x001</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a39effa338725c6f3f26f5ee8d439677c"> 2492</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x010</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab9a394386e5352ba051245a0baa37385"> 2493</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a18ca9781cf4ae574d1ec60d9a18d6e1a"> 2494</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x100</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5c72d463dd92a1e45cb8f56d87a6c2ea"> 2495</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a76d331294a2c8effc24ceebe5070829e"> 2496</a></span>&#160;<span class="preprocessor">#define TCONTV_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160; </div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b8de7e29bc9876aa08ac21b3d1f9901"> 2498</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG 0x00000b9c</span><span class="comment">//TCONTV Bus Gating Reset Register</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0746f88ac3a96999be3b6fbb6b7beff2"> 2499</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_RST_OFFSET 16</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af4373cc6f8d8083df52c1e0eb4749ecc"> 2500</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af35988038634ceceb0d3f9c0cbcd0b73"> 2501</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4eacdc4554e3ae199a5229188e6221c5"> 2502</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ec7bb2900ba783ed1c03f9b668b6647"> 2503</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ada05bb0bd728aec2ddfe45b8f3a50aa2"> 2504</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24c9e82c6abaf59ba1e1b308fdd380c9"> 2505</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ada74083eed7db735f9148e0c3c6e0310"> 2506</a></span>&#160;<span class="preprocessor">#define TCONTV_BGR_REG_TCONTV_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160; </div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6b0a71580363e0bb113a79ef7f114d96"> 2508</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG 0x00000bac</span><span class="comment">//LVDS Bus Gating Reset Register</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0036120b0f5b623b25179b6b9d30530d"> 2509</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS1_RST_OFFSET 17</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30b476d94543b4e958e761735c47d244"> 2510</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS1_RST_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afbfa907fc314910c9625f7713af93249"> 2511</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS1_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8061ca38853089a3c67ed23c7aa5021d"> 2512</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS1_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af0d03b8e989d7aff06b7aa089728037d"> 2513</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS0_RST_OFFSET 16</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab79da9395bf280bc09e165b99f4c8aa6"> 2514</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS0_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5edae8ff9b324ab4b4051ce57e05ee47"> 2515</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS0_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a1f9bb7e306163625e8ccb32d23a095"> 2516</a></span>&#160;<span class="preprocessor">#define LVDS_BGR_REG_LVDS0_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160; </div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a17e997735cd328cf2817e5b552858f55"> 2518</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG 0x00000bf0</span><span class="comment">//LEDC Clock Register</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5341f28af80311f5ac03be68a314f694"> 2519</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_LEDC_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1707ef37386c9615764c3b177a08167e"> 2520</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_LEDC_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc286dcc45e075a4e1fec6332c18222c"> 2521</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7884f66809aa9d52d01eae872c8106ae"> 2522</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_LEDC_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc3498ec58d5d61156f2e03beca49e70"> 2523</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7847fe84ace4a71a51fff4247829b3a7"> 2524</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6477fbefa8bb06fe75aa8b4dc597a01"> 2525</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acab0e020a9e55a3c148e6a9de4276a50"> 2526</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_CLK_SRC_SEL_PERI0_600M 0x001</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abcc31c9c865e859d46a7799605058f31"> 2527</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a43ae6d9be3f6cdb2742ed4a5a8df2718"> 2528</a></span>&#160;<span class="preprocessor">#define LEDC_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160; </div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6992f2c74e326765cd6a0fb1a8ca87ab"> 2530</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG 0x00000bfc</span><span class="comment">//LEDC Bus Gating Reset Register</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5aca65adba466858b452b2fd96f92f74"> 2531</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_RST_OFFSET 16</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a549590eb8d2555e633906de9d1b10c78"> 2532</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acd26ffc8da4e72d17adc36868bef02f7"> 2533</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8cd5d737a29e8a07269f23f9364bfe17"> 2534</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a320589325bc1e896c14e999ebb3e4b59"> 2535</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41b48f85b5ae53294b589a6a8161c602"> 2536</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26a7ba1dd7df43201d22aa152885d9b2"> 2537</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a40ecd610c661ebc50a57521bb2ff0e15"> 2538</a></span>&#160;<span class="preprocessor">#define LEDC_BGR_REG_LEDC_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160; </div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae215dde540f12914eef4d7a36194bcfe"> 2540</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG 0x00000c04</span><span class="comment">//CSI Clock Register</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b922343cb1d40c2bb7dd09065398cc9"> 2541</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CSI_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abed588a5722c88db8929abbd5e5cbb7c"> 2542</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CSI_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a462c52d3685ba724d855a240a9fa5ea6"> 2543</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e47cc369dd98d16d55f88b43daff7af"> 2544</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CSI_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea21020413013a98cd57a0aadd4c7b3c"> 2545</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4411578e80f41197d3cb99a10180f88"> 2546</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aee594d227415ea497d99d72f68ac0256"> 2547</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x000</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4c2edf299772d731ea933518f4f4214"> 2548</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a451eec42a2a39136714ee6eb425b621c"> 2549</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_PERI0_480M 0x010</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afc3d88ed708ce16df77606a85701c68b"> 2550</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x011</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a71b2f11ed575b7af65d2a9b5e370518f"> 2551</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x100</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a29769956d8de12febc4550a664ec8d88"> 2552</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6ba16dd8369efc010fc69cdd51843251"> 2553</a></span>&#160;<span class="preprocessor">#define CSI_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160; </div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a12e430e3bd91d692eb9af069829c7a54"> 2555</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG 0x00000c08</span><span class="comment">//CSI Master0 Clock Register</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a94f05342bcb8724bcc83ffd79421c8eb"> 2556</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac2341f603a1470db5990c2ed48363854"> 2557</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a823298fdaa4e22f2b4e4c7d19552f844"> 2558</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66ce4dc40bd52f62b6ac9dfb2d3e5833"> 2559</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CSI_MASTER0_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae157637a59a7430ff00d12896176946"> 2560</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2eece2e693005109c5909b0fbd44605a"> 2561</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8eaa1bd75acdc27bf5c1d00218bc422c"> 2562</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afca19e116d42f1181611dae580648154"> 2563</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x001</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a405133caf8926b81b45d82a64061c2e1"> 2564</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac1503fdae384d289f025a089b4671679"> 2565</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x011</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7ab2605e311e8ccfc2c5f367e6017b5a"> 2566</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x100</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7298343e316591a186e04e37d318f16f"> 2567</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab2b596e4c4f31a8a06c29707c9ca53e0"> 2568</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6737ee666a12a08dd6a0e1641f150b56"> 2569</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a14709437022611a5f4fc2547a74ed03f"> 2570</a></span>&#160;<span class="preprocessor">#define CSI_MASTER0_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160; </div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3974f34c04a50c519b05fcf43058db35"> 2572</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG 0x00000c0c</span><span class="comment">//CSI Master1 Clock Register</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa7e3f5b47a72507b0fcc06d2f0d273a"> 2573</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5929a748d5e73f6ad314353eec22419d"> 2574</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8d039bc5c15cd0b3dd34db0367c4a738"> 2575</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a30e89b5695fba7692b6962f3f8c50b4c"> 2576</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CSI_MASTER1_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3900fd8f795ff1748e4744ec45868116"> 2577</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aacd85653e6e5af74a7191e21dceb16e6"> 2578</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9a21d2d4690ca5f056f4b5ddefae735d"> 2579</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a391d14fbe1bae32e07ef8c2c01fa1f89"> 2580</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x001</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a88cfe3b0b77b8f066f4ed8e84fa49752"> 2581</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf7d80ea0d0a087643f3af82ff10381a"> 2582</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x011</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8a75cb726f2fca72f2c2f9ab5e7224a5"> 2583</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x100</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac56548c6f7f1d32f5d0d012bb63c38a8"> 2584</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a94b8b3e7b3d9feb1e474d51c01e25eb9"> 2585</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac74ba0eed89c63b3fde2cef1d1948b46"> 2586</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0b253c2def4dd8f826e6947ebf571d1c"> 2587</a></span>&#160;<span class="preprocessor">#define CSI_MASTER1_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160; </div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afaa92fab1384ac0ec863e3bcfaf1d811"> 2589</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG 0x00000c10</span><span class="comment">//CSI Master2 Clock Register</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa4af59e8998991a3373d5848b981e7f2"> 2590</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a43fbfeff70643b3c791c932a84280508"> 2591</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af60cb6237f1d91b5d45c7b1145b223f7"> 2592</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a67990b05053e0bfd6908c61b9c7cabb0"> 2593</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CSI_MASTER2_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d45c8b2b1622eed923b764bf05fe1ae"> 2594</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4530135a5e6159e09a7769af45bdee4a"> 2595</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0acfc829a4d1b47ce67f99040af824a7"> 2596</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a42e7d532b1ed3841257cec21b78deaff"> 2597</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x001</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af17789459b8664c261a00ef506e6671c"> 2598</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae6fb806f9c9184e1b4a728907b57ebd"> 2599</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x011</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af71e804969a3ad470384145435f644e0"> 2600</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x100</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3797df2582cf51007665925179f7c2d9"> 2601</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a01ed9c685d882c77fd1a18d2580b6712"> 2602</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89a0117aa54799357dce8b1f3d799d8f"> 2603</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62f1f1597011cbe08c2d3db636147eef"> 2604</a></span>&#160;<span class="preprocessor">#define CSI_MASTER2_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160; </div>
<div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1dd0aefb7769bc14b12c7dbf57a57e89"> 2606</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG 0x00000c14</span><span class="comment">//CSI Master3 Clock Register</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a160a5a37396dbdc556fcff1563fa89cd"> 2607</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21d57455e1dc6813f971e458af4dd0d8"> 2608</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3021927e272c14305051ad58f0e82b31"> 2609</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0f7fe791fbf7ce3b0f61e4e553ccc881"> 2610</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CSI_MASTER3_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af26f39119fc682151b87754283755f0d"> 2611</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5080ca6c98e5d75911226dac765189e8"> 2612</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af3f54af87bc261d1faadcb133dd8e683"> 2613</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aab3c3648c67917263abc9865575a6b4f"> 2614</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x001</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad4579444934a00cc9a3cb3ae889c024e"> 2615</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0385d34f415f7a32170a35ca0c12d973"> 2616</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X 0x011</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa5e2b334c85cacb2cac28f9c5cddc5d0"> 2617</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X 0x100</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a861772053cce1e45951e2c831f5e0ab4"> 2618</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_FACTOR_N_OFFSET 8</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5b176df5f58a5ee9bba6688d9ec954cb"> 2619</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_FACTOR_N_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2aadc4e744fb63425fbd4201f8b51fd3"> 2620</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0e624d767093a38e3d848ab604d8eca1"> 2621</a></span>&#160;<span class="preprocessor">#define CSI_MASTER3_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160; </div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a50518a327abe2a4f2a8ff72bf48135a0"> 2623</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG 0x00000c1c</span><span class="comment">//CSI Bus Gating Reset Register</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0f013c0eb6121159c548e7ff6eb49f5e"> 2624</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_RST_OFFSET 16</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a62725c9093b4606408b1d75185f5dab0"> 2625</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2a10cef9c07bd3d70cf5abe89789fdc"> 2626</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab64e1ac11025c17f07ae1c453dc0f9a0"> 2627</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a85bd4f325fee77a924dc787fa0489c44"> 2628</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_GATING_OFFSET 0</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7e46cb49813d83891a2938874794191e"> 2629</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_GATING_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa32be9f79a2d318d5f47788d50cb43bf"> 2630</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_GATING_MASK 0x0</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a693e02837e64a5dfd8d06c15513e3637"> 2631</a></span>&#160;<span class="preprocessor">#define CSI_BGR_REG_CSI_GATING_PASS 0x1</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160; </div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3b3efabd26c33f4fc70e8dd46336e81a"> 2633</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG 0x00000c20</span><span class="comment">//ISP Clock Register</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a47f4524f536cbaedd745bce344cee904"> 2634</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_ISP_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abaee3775d46d0b652a454cadbcf75b47"> 2635</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_ISP_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aafec7f4c781c07efe5eff590b9281493"> 2636</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a230fc3fca4f5f0717780e7947d968614"> 2637</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_ISP_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6b1074368d1e6cd479fb54733f0683e7"> 2638</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f67b693b68b2854883c3499c8a41a9a"> 2639</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aae31e21d3d5187e01707ff3427e69846"> 2640</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_CLK_SRC_SEL_PERI0_300M 0x000</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1f27c07315ee09b770e00926a1051f30"> 2641</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_CLK_SRC_SEL_PERI0_400M 0x001</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2be4e5a356342efb8ae9a6dc89bcc822"> 2642</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X 0x010</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a501af27ba5c28544c7f30bdb3fa35e84"> 2643</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X 0x011</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4389788b05364bb0cb79374342058818"> 2644</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad8276c63ad7a71d9137c5cba81d887ea"> 2645</a></span>&#160;<span class="preprocessor">#define ISP_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160; </div>
<div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e98aa11c67b9e45391a3beda40f050f"> 2647</a></span>&#160;<span class="preprocessor">#define ISP_BGR_REG 0x00000c2c</span><span class="comment">//ISP Bus Gating Reset Register</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0f04073f5f3c1d65fa97336891734bdf"> 2648</a></span>&#160;<span class="preprocessor">#define ISP_BGR_REG_ISP_RST_OFFSET 16</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab465569f8514acad13a57829f1cceb75"> 2649</a></span>&#160;<span class="preprocessor">#define ISP_BGR_REG_ISP_RST_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab212347d22c63d60ecf3d6cef8485c27"> 2650</a></span>&#160;<span class="preprocessor">#define ISP_BGR_REG_ISP_RST_ASSERT 0x0</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace1a0869b1c24b9ca68b027f2726bddf"> 2651</a></span>&#160;<span class="preprocessor">#define ISP_BGR_REG_ISP_RST_DE_ASSERT 0x1</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160; </div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6bf081146059ca3a49d6dcca841af8e"> 2653</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG 0x00000c70</span><span class="comment">//DSP Clock Register</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae1c87e48d350f7a514f08feb0930e297"> 2654</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_DSP_CLK_GATING_OFFSET 31</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d3b55a09bd291d9eb907fbbdd32b85d"> 2655</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_DSP_CLK_GATING_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aab5c0ce2191c4347c08a3d6675c00cee"> 2656</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f79de75d76495a7fd1e46ace46b4cb6"> 2657</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_DSP_CLK_GATING_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af8a72746b159b10a9f0b21d649d8b1c8"> 2658</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7997fbdac4ada763bfbcdc1f18f8988d"> 2659</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_CLEAR_MASK 0x07000000</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac684dcc5b37aaa916c471df9740a204a"> 2660</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_HOSC 0x000</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a185517428e3694ede629927a7ae319d9"> 2661</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_CLK32K 0x001</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc487e05eae901da9ba43917c8322179"> 2662</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_CLK16M_RC 0x010</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae8bf3eaba5e1dee55607a75255b70520"> 2663</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_PERI0PLL2X 0x011</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afb90c800126e2dc07997c1a568d19cbc"> 2664</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_CLK_SRC_SEL_PERI0_480M 0x100</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa8080b2bdca1c32be7fb339c900c7fc6"> 2665</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_FACTOR_M_OFFSET 0</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d1013ec739129d09c26ce8093d94ab6"> 2666</a></span>&#160;<span class="preprocessor">#define DSP_CLK_REG_FACTOR_M_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160; </div>
<div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a60ff811f59b8584e5ccb1f96e0489a99"> 2668</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG 0x00000e04</span><span class="comment">//AHB Gate Enable Register</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a123464d92a32ab42d797ed82d0bc6ff4"> 2669</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_OFFSET 31</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a81573838f018b403204d3d89c66ed370"> 2670</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a35fe35906574d7885a37104abb4f4f68"> 2671</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE 0x0</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa4b9bc89fa3ec8508fc3e98ea727c360"> 2672</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_AHB_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE 0x1</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4812e55dbbcc8c036c6fa7feaa804cc4"> 2673</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SD_MONITOR_EN_OFFSET 29</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a20e0569035a37fc5a5922445bbc9eeb7"> 2674</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SD_MONITOR_EN_CLEAR_MASK 0x20000000</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ae5b4a434944748188c2af760e9d925"> 2675</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SD_MONITOR_EN_DISABLE_AUTO_CLOCK_GATE 0x0</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab2ba2213a730ca870d19c4d42c25804d"> 2676</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SD_MONITOR_EN_ENABLE_AUTO_CLOCK_GATE 0x1</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b0e93f7452c56d6eef36ef0a51384fd"> 2677</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_OFFSET 28</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad13b9b1c04398722a401ef8b7cd087f0"> 2678</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_CLEAR_MASK 0x10000000</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a426c5f7a83855e333ca51e6d9de249e7"> 2679</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a11fa4aa9481406e0a0d93be09f7e2143"> 2680</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_CPUS_HCLK_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a754910199b239e34d758f13d21ff5e2c"> 2681</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_OFFSET 22</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e71120ace9047de29e5f5b382bc04e1"> 2682</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00400000</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a336b5543fe1a4ed9c5f5d7bf80ab8f69"> 2683</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9399b6f58506b83af7306bdbca7d201e"> 2684</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SPIF_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab693527c4d34fc6eb10a3d062e4303cb"> 2685</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_OFFSET 21</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a016aa0d001a9a8abd118954d78a30973"> 2686</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ffa28b6bbcbe6b72005345bd8bbdbd3"> 2687</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adfb308a5bd9c0c324662364c8fd7053c"> 2688</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f60722d59c058403cdc5d66bf020726"> 2689</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_OFFSET 20</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84ed8114801a262462415fb21bf1b077"> 2690</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3e761637ee01d719319d298e2c1c0331"> 2691</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d2d946395e757dd1434885609a90b4a"> 2692</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a071b2e7e11fd5d8221a21a040d68db87"> 2693</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_OFFSET 19</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad09817ec4f38298eeffe8693bf1862f4"> 2694</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21556bfcb5c01f5aba4906d194f9f48d"> 2695</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af011356d434ee7c6699b28d20e0892ca"> 2696</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af976629a711078ef6dbc9debf71d76dc"> 2697</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_OFFSET 18</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a42cfa0eac7df6740772dea06e93fb1b4"> 2698</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33332558bc6bafd732051414c48f112a"> 2699</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abea2c8c5eb317d259a48ef9b30fd8e66"> 2700</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abdeca8bd144f19757324faef3c1f8bf5"> 2701</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_OFFSET 17</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1348711b2cb15f361dcadf9421433e8c"> 2702</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4233725e12ff3f8cd5e5f25135358f5d"> 2703</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a212d3b13028210b64c5de49b8cd63911"> 2704</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae4ddab4fe7a548e0aecb13814a6bec2d"> 2705</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_OFFSET 16</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab38aa33e0149a335d2127d49a9605d9f"> 2706</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a697794212bced784748be71a8502d899"> 2707</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a16c950cd78b56fe17ae56cdd5b418a45"> 2708</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_MBUS_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aebe0c93c3a2f7109db9030ac98044d07"> 2709</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_OFFSET 9</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afe2b8367957a209ffd647dcfd363bad4"> 2710</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000200</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08679b2dc4e4d6ab9c38718e6d73d6ed"> 2711</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acccbebea3502318c9fb9e7e57e9c46fa"> 2712</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC1_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4c5b924ded6596966cc475a1b56e5f30"> 2713</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_OFFSET 8</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa71f33c2139f66efe5214770e2234b0e"> 2714</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000100</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a529eb3766fac8dde79f93789f2cdd66e"> 2715</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aed685907b8de432bfb2dda348b2db33a"> 2716</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_GMAC0_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8791d3e6811a9503031c0ec781ce14a0"> 2717</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_OFFSET 7</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a33024c107a1c023376246613dc50599e"> 2718</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000080</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a09781c5b680ac557773ae1c187bfd697"> 2719</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a72f04ef01332a8ae792949d4d3f1566a"> 2720</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC2_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a563a0f25821fa08699068848ca0ed7ef"> 2721</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_OFFSET 6</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af811684ea049f4d82e45d4a348659e27"> 2722</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000040</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a79af45b11af561b853b40d134ab9a467"> 2723</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a530e484e17f70a507cea20183ddf93e2"> 2724</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC1_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2cccc7e7f18e22622aa089c05b66ab4c"> 2725</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_OFFSET 5</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0bcc6a5fffacbea5bbb80455c9a38484"> 2726</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1319423ba37083121cba83f383191521"> 2727</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5871eaaa5c5fec50d525516afad64ec5"> 2728</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_SMHC0_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4c08ea7efb010088b7d31c407b7f1c85"> 2729</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_OFFSET 4</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ee194701933a88e9caa2fc184214313"> 2730</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000010</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adff1da4f6c4890587e29dcb8fdade1aa"> 2731</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a71dbcb5517770d58665059d2b4825d79"> 2732</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_USB_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a28d14992fd098b43e6587484e28e1f"> 2733</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_OFFSET 3</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a16fb11cdd55b35329eba85860cf911cc"> 2734</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6ca9e7fc37b4c7277b6ced8b2abbdb5c"> 2735</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af84c9ed49dcc6ca2266f08ea39591e77"> 2736</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_OUT_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a16cf0a498a22acc4fc8ad44de26a3de6"> 2737</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_OFFSET 2</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afaf2ee7d3bcd7e1c00f1d4bd2e712dd5"> 2738</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2456624c425a644e66e2e63a654e9f3f"> 2739</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10f370604e49622b524a70b314315e19"> 2740</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VID_IN_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a64894e1b9fb72194b07f5089354dbf26"> 2741</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_OFFSET 1</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2b3aac15d3c94e927de5eceb1d43def3"> 2742</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a78a3755754a591a0ac5680f725d8eef7"> 2743</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2e2a6b29032c3997744631ab5ab3533e"> 2744</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_VE_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f8d1dc0350f0d3288360578f01a1586"> 2745</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_OFFSET 0</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae438e72fe7987a81b755736b22338f36"> 2746</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a533c31bea89b796a6034f484c66659b1"> 2747</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afabe0df6433116764d645abbcbe3dfbf"> 2748</a></span>&#160;<span class="preprocessor">#define AHB_GATE_EN_REG_NPU_AHB_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160; </div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3781c3fc57c67780dd0885e53d8daa50"> 2750</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG 0x00000e08</span><span class="comment">//PERI0PLL Gate Enable Register</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08cd3949d6442c51718bfa73a8ecf5ab"> 2751</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_OFFSET 27</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a473674c4e1ccd9339b99ed33d4359d42"> 2752</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_CLEAR_MASK 0x08000000</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a59dcd64f5af7a3d596c6b802db1ba2e3"> 2753</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad62889d89e863d5e98e331e22aebe036"> 2754</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a82982f1ebc66468ff7a068cf7b367e9c"> 2755</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_OFFSET 26</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4da6649b3892df29bd89e37b9ce0d1c5"> 2756</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_CLEAR_MASK 0x04000000</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa0ada53e089da746c5243cb53b43c7c4"> 2757</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2ea7ffadd27a0db908dbdbaaf3c1d730"> 2758</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae963ad5089bc05dddbbafcde99f42c75"> 2759</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_OFFSET 25</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac510743f06af4232bd1d0bbac2aa628c"> 2760</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_CLEAR_MASK 0x02000000</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a06d1f3b1879b12dee5320016e4180964"> 2761</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19583ed4a92670c942a39797c8cabb41"> 2762</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66bda23510e22b5fdcc2875420ed1389"> 2763</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_OFFSET 24</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a629c7b7f36b8878ff6b93f1ef90d376c"> 2764</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_CLEAR_MASK 0x01000000</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a812d2fa6c5e2838ccd96a3d99bf6c475"> 2765</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0dad8e56e91d0f045c738a33477605d5"> 2766</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_ALL_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a8dd66e0579aa61618a78b1bb26da68"> 2767</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_OFFSET 23</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab924904c2e6f551b9365b7af979be657"> 2768</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_CLEAR_MASK 0x00800000</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf811c18bdfcb1c5ee6388766b4f65c5"> 2769</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb42584d7c6c47841833ce32d76d76b6"> 2770</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aec32b4656352513675e2779401413557"> 2771</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_OFFSET 22</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aea6c3ac1a1b7be93096d618e81c52a35"> 2772</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_CLEAR_MASK 0x00400000</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a86186ba91be0dcf907c67e3ac7b07dd1"> 2773</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e2cf3c2e639cb07edcfc8e903dc5a93"> 2774</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19ad6eb051e49da7a7c895b1611d8b85"> 2775</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_OFFSET 21</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a12277fc52979965c177d0be10c19b138"> 2776</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3e9f1643a1d52069e82fbf348dde9f6f"> 2777</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a112a56ff3ab1bc6a7cdaa65ca32844d0"> 2778</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_ALL_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1cdc0b284607e3223d239eaecd136ea6"> 2779</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_OFFSET 20</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4932987f80a8737631aab0e371eefac6"> 2780</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_CLEAR_MASK 0x00100000</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adec0065d45bd873d671d97228701a091"> 2781</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9584115a65a228ab53b86832ec225763"> 2782</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ace410f3d4d3138045a327248d744e314"> 2783</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_OFFSET 19</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a174dfb24867802d3ff2f30b0a71f9897"> 2784</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_CLEAR_MASK 0x00080000</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab3207567b674365d68ca1c7f4ae5f8ad"> 2785</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa0e32f4c7e451868c195f1a5dd80c93b"> 2786</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa76958cce207bd69852d14201ae3782e"> 2787</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_OFFSET 18</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a984b1325ae1636828a3fde8d6edb1570"> 2788</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_CLEAR_MASK 0x00040000</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c31c47e3e88a8d8ca98c405f6d216d3"> 2789</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad6b63e4a1b0a88341b6db23623fe8fa4"> 2790</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_ALL_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a978b595960af6790aa3fd6c4d71c2eef"> 2791</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_OFFSET 17</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a358a8caf4f2477a4113f402db99ed77b"> 2792</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_CLEAR_MASK 0x00020000</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2da26ad1f0d7f0f569cd6460342ef1a7"> 2793</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a522eebd34b419da4e3182f8daf35ff10"> 2794</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ada3e5922b63843da82eb921062c33e22"> 2795</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_OFFSET 16</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acb4b70ce8caf1c80889a41dd55840add"> 2796</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_CLEAR_MASK 0x00010000</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89ff511c2292d51a8ccc5318c0a8327e"> 2797</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_DISABLE 0x0</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3ea26233d5e2bea778a3be27c27d15a8"> 2798</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_GATE_SW_CFG_ENABLE 0x1</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a695feeedc0b3202d1d9ec47f644b8b6b"> 2799</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_OFFSET 11</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a541852a72647927e1a136564ae5a8a3d"> 2800</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_CLEAR_MASK 0x00000800</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a879c0a0507ccd8d42f9f9029ada9d2bc"> 2801</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9e8e5e2ad2fcda166b59fd1c0cb99eb2"> 2802</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0PLL2X_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a835b3f8e944df86e57d59280ac1c6508"> 2803</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_OFFSET 10</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab4d95f8fd526e41290da1d2ce39b30c2"> 2804</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_CLEAR_MASK 0x00000400</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a84dd09fb933aa521540fe315e3026ca6"> 2805</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad27ddc8d7d6e7d6f09bb0b61fc1324ee"> 2806</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_800M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adc5e8f5a879ba3c24d9eb484a96563f6"> 2807</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_OFFSET 9</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3def212857e223a71367baa89d855673"> 2808</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_CLEAR_MASK 0x00000200</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1f31a105a5cd8496487d8ee2d0df0203"> 2809</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1079531602808087433ede0bca441ce3"> 2810</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_600M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a770af6a1e1d5e27dace8317fdd6cf05c"> 2811</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_OFFSET 8</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a296339eb7a0ba79b1cf270dd3684b565"> 2812</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_CLEAR_MASK 0x00000100</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2b5cf1e7808a7595f208430eb052fe4d"> 2813</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_AUTO 0x0</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6247fa90a545c5cb15eca9e2a9c41825"> 2814</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_ALL_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac9a87793ac8db9500d19cce08cbb9d03"> 2815</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_OFFSET 7</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac3f24e5af02a11d2b6e1e3a1819442fd"> 2816</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_CLEAR_MASK 0x00000080</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad56a1289ce19415f4f4478116edd6e00"> 2817</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7852df9119987dde8e748167627112fd"> 2818</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_480M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a14c589ea3d2e5a74e84e9aa77ac93f35"> 2819</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_OFFSET 6</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a45886faf48a30a7cf869eed5ce2cf806"> 2820</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_CLEAR_MASK 0x00000040</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a388984457614c97cfa19d6d26c03627e"> 2821</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8e2352698a44e6f106b0f388d2adf346"> 2822</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_160M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5fbd8d29e9f7e1885975083c2185d02f"> 2823</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_OFFSET 5</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad6f58b63ecd593e500a12211cf9fdd3d"> 2824</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_CLEAR_MASK 0x00000020</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5996139ac9e83c63990983b32eeb1399"> 2825</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_AUTO 0x0</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4defca9f403e5b32c9e6f402261b8206"> 2826</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_ALL_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4f1561433fddb82cfc16e1083c1bc84b"> 2827</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_OFFSET 4</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af9526972b6e172e16dde5a5e9c81685a"> 2828</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_CLEAR_MASK 0x00000010</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8bf88a7a154c30fac823aa1885b62faa"> 2829</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4af25da8e9af4f46b74e5ba41534bfca"> 2830</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_300M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6a71e36090395c1d717235fa1373084e"> 2831</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_OFFSET 3</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5292ea2eab33d778bfab3305d8867a2e"> 2832</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa4c849197858d4d6ac81a04c8a787b34"> 2833</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a874996e8f1254b6a087d20ca47a3822f"> 2834</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_150M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65ecf0e3af6fc41c432d93094b48f101"> 2835</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_OFFSET 2</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a34341abbcead2b2b159f178c06b51d77"> 2836</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad25e015d1ac17e56dc392c00846293b4"> 2837</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_AUTO 0x0</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6cba5642e695ae86c2948faae5e86d9e"> 2838</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_ALL_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aafd633051c5d4060f5249b038f5c0296"> 2839</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_OFFSET 1</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8f35965ec875d0da3b11d568a9e9d652"> 2840</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08e6abcac1067764c4b6bcb1617e3d55"> 2841</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa92ad95d8bec5b6f6401295d784c7f7f"> 2842</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_400M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc3c4f4118e537a0591ff7da320a9250"> 2843</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_OFFSET 0</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeb1dddb3eaf1883649ce874c2c43ac7a"> 2844</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6f9010bc2b6640a8156f996a438a7e12"> 2845</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_AUTO 0x0</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adce58b445276692bf03f440bae6e26d2"> 2846</a></span>&#160;<span class="preprocessor">#define PERI0PLL_GATE_EN_REG_PERI0_200M_AUTO_GATE_EN_NO_AUTO 0x1</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160; </div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af8d7324ab45a4a1dcc7ff3df2a2f8480"> 2848</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG 0x00000e0c</span><span class="comment">//CLK24M Gate Enable Register</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4dfb4fc0a069451c0428d343e411d460"> 2849</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_OFFSET 3</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab5de364c5dba4fcfc3dacec749cefdf9"> 2850</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa291f52ac134aae63dc8efa6c73350db"> 2851</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6fee4e530b24722011f8e523d6b74047"> 2852</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_RES_DCAP_24M_GATE_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3bd6ed3b0d8bf8c26cc58dba87143bfa"> 2853</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_OFFSET 1</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41fec5e06ef46325270fa24dc6bb584c"> 2854</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a3cc2ee3904fa76f971241ede1102847d"> 2855</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a747c17345b0f2207bad39e878fce690d"> 2856</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_WIEGAND_24M_GATE_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad316030c1043ad80081bdc8b73e5c2b0"> 2857</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_OFFSET 0</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ab7c62f9a4c9b70f95b74ae7407ad317d"> 2858</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a79273d0ac6d6df69120578433ce7f728"> 2859</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4a84e1f1f48f4dd48f0a50f626568799"> 2860</a></span>&#160;<span class="preprocessor">#define CLK24M_GATE_EN_REG_USB_24M_GATE_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160; </div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a374d6e46495eafd4721623a5770f7bab"> 2862</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG 0x00000f00</span><span class="comment">//CCU Security Switch Register</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adb96ddd5c6825c8993f5944992c01da5"> 2863</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_MBUS_SEC_OFFSET 2</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a50aeb864369829682b485da7efe4f54c"> 2864</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_MBUS_SEC_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7cb49583f71221b49b67a203f80e7041"> 2865</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_MBUS_SEC_SECURE 0x0</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a74d8dd6a70d2c32d88433d917b69d1f2"> 2866</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_MBUS_SEC_NON_SECURE 0x1</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abaf09873db94775acaa62b2b24224e11"> 2867</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_BUS_SEC_OFFSET 1</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a238402289e6a5c6b5514aa6f52bb9c6e"> 2868</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_BUS_SEC_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a21cb7e35608b2f91e3140776c42c4f46"> 2869</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_BUS_SEC_SECURE 0x0</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0fe0c3413814ca5f2f1482860d1512cd"> 2870</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_BUS_SEC_NON_SECURE 0x1</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adbf288e0de27a53d42615477b9e42645"> 2871</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_PLL_SEC_OFFSET 0</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a854be4076347e58640ab18eda9c022fb"> 2872</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_PLL_SEC_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a64f1bb3803ff4d2bcdb66314526e096a"> 2873</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_PLL_SEC_SECURE 0x0</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5a79f5375652333ab73d53642f38bf54"> 2874</a></span>&#160;<span class="preprocessor">#define CCU_SEC_SWITCH_REG_PLL_SEC_NON_SECURE 0x1</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160; </div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1dd28e377557849c82b16630704faadb"> 2876</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG 0x00000f04</span><span class="comment">//PLL Lock Debug Control Register</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4ecddb9614b63c4b1f540c02b658a186"> 2877</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_OFFSET 31</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4e3ec17f64436fb19a897af29708e3e0"> 2878</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a425b5320f361f69a97e8574f0b497876"> 2879</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_DISABLE 0x0</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4595119491159ee753c3bc7d32bd7a87"> 2880</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_EN_ENABLE 0x1</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa13192c79d43efbe5af3a06abe726450"> 2881</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_OFFSET 20</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a04c863438812fb0e988d22213bf6f5f3"> 2882</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CLEAR_MASK 0x00700000</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc22f447464ca7b2c5b5b8a23f3fb663"> 2883</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CPUPLL 0x000</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a65e1b5a4530e99b0e0dd18f1b63cc215"> 2884</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_DDRPLL 0x001</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a13494488f8cda6041e30431d83437e02"> 2885</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_PERIPLL2X 0x010</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#afa123ffa83049be4ad7812da034366fe"> 2886</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_VIDEO0PLL4X 0x011</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad3d0405eed6270a60c3a7e040e7c0c96"> 2887</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_CSIPLL4X 0x100</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac6583a1027164e01fecec05a84133013"> 2888</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_AUDIOPLL4X 0x110</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1f117fc452083367cae8b4ec44f1b07d"> 2889</a></span>&#160;<span class="preprocessor">#define PLL_LOCK_DBG_CTRL_REG_PLL_LOCK_FLAG_SEL_NPUPLL 0x111</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160; </div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a31b765cbe4d24f165650e6343c174072"> 2891</a></span>&#160;<span class="preprocessor">#define SYSDAP_REQ_CTRL_REG 0x00000f08</span><span class="comment">//SYSDAP REQ Control Register</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aef2bf884edcb3d1290699e47fa3c2418"> 2892</a></span>&#160;<span class="preprocessor">#define SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_OFFSET 0</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a589e4b9aaa1150038b8f705a475d28ab"> 2893</a></span>&#160;<span class="preprocessor">#define SYSDAP_REQ_CTRL_REG_SYSDAP_REQ_ENABLE_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160; </div>
<div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a10f663a429ea61f218deb8c9c97069e4"> 2895</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG 0x00000f30</span><span class="comment">//CCU FANOUT CLOCK GATE Register</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4dadca4fcfec02d5a1e2fbfdf439ebb2"> 2896</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK25M_EN_OFFSET 3</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a47566e1e7fcbd846cfd7d9b9a2aa4205"> 2897</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK25M_EN_CLEAR_MASK 0x00000008</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b09545f0a3a6170a31fe816ac7bf532"> 2898</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a166981212688f827d3f9ac560af6e263"> 2899</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK25M_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a28144fc3891a0fab62f710fb22ff954d"> 2900</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK16M_EN_OFFSET 2</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad5a26efdd888fd9863dc4ab756e7de75"> 2901</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK16M_EN_CLEAR_MASK 0x00000004</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a332b4d4f943e955fec534c5b7290e1c3"> 2902</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ce101e081519ea0c918da1373bb1cb8"> 2903</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK16M_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a48af405a6a3c80f12d56c15e1ef6eb22"> 2904</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK12M_EN_OFFSET 1</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d69e71cf02d3ea6d2c54482d1a985cd"> 2905</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK12M_EN_CLEAR_MASK 0x00000002</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a32ece9799de9b3db6d37ed4b28b8aafc"> 2906</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a180551905e3e67d40d045d4c5989031d"> 2907</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK12M_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8adaa66b009388262a0eb56acb8b2bb9"> 2908</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK24M_EN_OFFSET 0</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a099a13c6947019a3696788052d9409c4"> 2909</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK24M_EN_CLEAR_MASK 0x00000001</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a26bce71a0bf3dbcc3cd76c6480d8aa7f"> 2910</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a41950d60a7be3d324aba489520ca9b89"> 2911</a></span>&#160;<span class="preprocessor">#define CCU_FAN_GATE_REG_CLK24M_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160; </div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2fb53e93ec6939e88336410b9e137ec2"> 2913</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG 0x00000f34</span><span class="comment">//CLK27M FANOUT Register</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a22ca2fe4bface5da70d89654ab21007c"> 2914</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_EN_OFFSET 31</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae979ccf7fa18152057716a6d35c8bbdd"> 2915</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a530cca4a9e09097b6c12518210be995e"> 2916</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a056dce0ea7431fe770d1f0cf38375753"> 2917</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a24b0ed3f3450f7f4359e95a3f8adc7ef"> 2918</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_OFFSET 24</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad985f1150b712335e5af31c20a1743f0"> 2919</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_CLEAR_MASK 0x03000000</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a66b67d972c5cf3ab3c600a56a13a4302"> 2920</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO0PLL1X 0x000</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a83b40c99e80b83406f9f24a1d0d33550"> 2921</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO1PLL1X 0x001</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acb07c84e8883653965deabadf4c31f84"> 2922</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO2PLL1X 0x010</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac01d7d1866bc4c38dfa70f1e683fd310"> 2923</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_SCR_SEL_VIDEO3PLL1X 0x011</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a89ad0dc9e5a9d901f20c8865ade79cb5"> 2924</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_DIV1_OFFSET 8</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a47aa020ec88aad7430601b44ab7044d9"> 2925</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_DIV1_CLEAR_MASK 0x00001f00</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af2df03eb56aea52156b5a1b521999dfc"> 2926</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_DIV0_OFFSET 0</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aff9790d284125a260ed25f6cac4e97f3"> 2927</a></span>&#160;<span class="preprocessor">#define CLK27M_FAN_REG_CLK27M_DIV0_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160; </div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4874fef6b34b42718e13e27208bfaaff"> 2929</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG 0x00000f38</span><span class="comment">//CLK FANOUT Register</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a03c3c0f9d58b1684ff26d0d6d49149d4"> 2930</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV_EN_OFFSET 31</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6bb9b8ed6f755c8df43bf4ef2e34dc06"> 2931</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV_EN_CLEAR_MASK 0x80000000</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a15e622b6c00a33e78411ebdd116a41d7"> 2932</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abf10174cb4b34360f04b24ae7ab88822"> 2933</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a012a69a097c8dfe381963d2632890864"> 2934</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV1_OFFSET 5</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a828ff896124532a97058597aa824ad18"> 2935</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV1_CLEAR_MASK 0x000003e0</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1a3f14148aaaedede08e1b292efba45c"> 2936</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV_OFFSET 0</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#affbbc24cfdb066929533825bd0c1445d"> 2937</a></span>&#160;<span class="preprocessor">#define CLK_FAN_REG_PCLK_DIV_CLEAR_MASK 0x0000001f</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160; </div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#af182113ae26f74b14618e8491f462120"> 2939</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG 0x00000f3c</span><span class="comment">//CCU FANOUT Register</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac298e7007b69c431398533a91b9f5414"> 2940</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_EN_OFFSET 23</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a007750bddf2bb36c8d3d1754ec44e91b"> 2941</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_EN_CLEAR_MASK 0x00800000</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0fa17102411602f4e774a785cdbd9de7"> 2942</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c815813cc74fd6c06caced42441ddaf"> 2943</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ad8af2b1e675e03a6ba68993c7872317e"> 2944</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_EN_OFFSET 22</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae48b4595166bc8d4b6f8c6627064fec0"> 2945</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_EN_CLEAR_MASK 0x00400000</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac76d0f3f44edcf4d340d3f13daf8e70a"> 2946</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a610baf6a4c2358f493386df078d4720c"> 2947</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a67499d33808546417bd3e578c5b69229"> 2948</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_EN_OFFSET 21</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0a5ab3cdfbb3239b85f98fc408e806ae"> 2949</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_EN_CLEAR_MASK 0x00200000</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9ef2c99d54f3a14827d42173080dfa1c"> 2950</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_OFF 0x0</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8b61e9f9496bbbf260058fe5197ae2b9"> 2951</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_EN_CLOCK_IS_ON 0x1</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac0c746e4b68e7f3168a7df6a1921440e"> 2952</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_OFFSET 6</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6d29d8594e47a477d7823554c25bc75e"> 2953</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLEAR_MASK 0x000001c0</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a19c63b397b7865994a2103e7c8e00803"> 2954</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK32K_FANOUT_FROM_SYSRTC 0x000</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a38cbacdfd82380e7e80360833fd38ad7"> 2955</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK12M_FROM_DCXO_2 0x001</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa8be664cd3a6edf64840a18a15016987"> 2956</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK16M_FROM_PERI_160M_10 0x010</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a666fb8e255323ed83303f6ac3fafa7c2"> 2957</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK24M_FROM_DCXO 0x011</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a7b21dc62be9cf53392e8274cba9ee80d"> 2958</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK25M_FROM_PERI_150M_6 0x100</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8239f0e8bffbd35ee5e58daa6b499626"> 2959</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_CLK27M 0x101</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a70707396d33da44209876026194b2cea"> 2960</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT2_SEL_PCLK 0x110</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#abb30533e7b7aff70064c21dfb6792f09"> 2961</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_OFFSET 3</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8093b042a9562b15f299ffd0f69832c0"> 2962</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLEAR_MASK 0x00000038</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae18387ab4b85e868d8f833a1365ddf29"> 2963</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK32K_FANOUT_FROM_SYSRTC 0x000</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aca31559a425ce2cee6c774ebd5d02284"> 2964</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK12M_FROM_DCXO_2 0x001</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a6afe5af8ca2cb50f7121fd9756d6727a"> 2965</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK16M_FROM_PERI_160M_10 0x010</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d3475f03cad06ce286c307ad68e6f54"> 2966</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK24M_FROM_DCXO 0x011</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aeb3b0204bcd5d4b5f98f2f7fba69f3bb"> 2967</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK25M_FROM_PERI_150M_6 0x100</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a919a6c8e5d9239dceaeedbf3b382aa99"> 2968</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_CLK27M 0x101</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#adf602bf9e39799aa46b8ad3e2237801b"> 2969</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT1_SEL_PCLK 0x110</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c7cb07c6954093b8c17ce2508d3ed16"> 2970</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_OFFSET 0</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a08a0812fb18feafa32f1efc96cb1192d"> 2971</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLEAR_MASK 0x00000007</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4fdc641c3b63cb5ecef272fed28d47d1"> 2972</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK32K_FANOUT_FROM_SYSRTC 0x000</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a9bcb971e6fefa92a6c4f8ddea4dd876c"> 2973</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK12M_FROM_DCXO_2 0x001</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0e6a9e8cd8628989cf4cf5de0e6f1b3e"> 2974</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK16M_FROM_PERI_160M_10 0x010</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a400229abb35fea82c5426950292a515e"> 2975</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK24M_FROM_DCXO 0x011</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ae859d3a2785376d56a850ef37824d4db"> 2976</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK25M_FROM_PERI_150M_6 0x100</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a8ea1f97cbd0a9211d89c49379e20e2a6"> 2977</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_CLK27M 0x101</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#acc9b6de0ed682c50217e204c3abe5605"> 2978</a></span>&#160;<span class="preprocessor">#define CCU_FAN_REG_CLK_FANOUT0_SEL_PCLK 0x110</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160; </div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a0c3a761647715166157a711955a6288b"> 2980</a></span>&#160;<span class="preprocessor">#define PLL_CFG0_REG 0x00000f40</span><span class="comment">//PLL Configuration0 Register</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a623e9906ebd4c5e24be05afdad244e32"> 2981</a></span>&#160;<span class="preprocessor">#define PLL_CFG0_REG_PLL_CONFIG0_OFFSET 0</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa39c6e67b84fd13d34aaefac12b07397"> 2982</a></span>&#160;<span class="preprocessor">#define PLL_CFG0_REG_PLL_CONFIG0_CLEAR_MASK 0xffffffff</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160; </div>
<div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a5ef7140db94bc3bff8234c45ee6510c1"> 2984</a></span>&#160;<span class="preprocessor">#define PLL_CFG1_REG 0x00000f44</span><span class="comment">//PLL Configuration1 Register</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa87810a60cb60b0c0df3e8cc034115c9"> 2985</a></span>&#160;<span class="preprocessor">#define PLL_CFG1_REG_PLL_CONFIG1_OFFSET 0</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a4b4c238ae2d962fceb9fadd7a6a5469b"> 2986</a></span>&#160;<span class="preprocessor">#define PLL_CFG1_REG_PLL_CONFIG1_CLEAR_MASK 0xffffffff</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160; </div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa1d6758fbd236bbcda33f115516f5fb8"> 2988</a></span>&#160;<span class="preprocessor">#define PLL_CFG2_REG 0x00000f48</span><span class="comment">//PLL Configuration2 Register</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1d0ecf469ec4c233b647058867cb222a"> 2989</a></span>&#160;<span class="preprocessor">#define PLL_CFG2_REG_PLL_CONFIG2_OFFSET 0</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#aa2bc6f7cdb7519f18b20ec6551f65c6f"> 2990</a></span>&#160;<span class="preprocessor">#define PLL_CFG2_REG_PLL_CONFIG2_CLEAR_MASK 0xffffffff</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160; </div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a2d0f7052d9a1e9410cdec7e215dd59d0"> 2992</a></span>&#160;<span class="preprocessor">#define CCU_VERSION_REG 0x00000ff0</span><span class="comment">//CCU Version Register</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac7e59a163f43a0e956362fd3b25fc68d"> 2993</a></span>&#160;<span class="preprocessor">#define CCU_VERSION_REG_CCU_MAIN_VERSION_OFFSET 16</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#ac74cfd07b3cf4feb954ebe7a66158fb8"> 2994</a></span>&#160;<span class="preprocessor">#define CCU_VERSION_REG_CCU_MAIN_VERSION_CLEAR_MASK 0xffff0000</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a1dcdb52d8a719de6c6902defb8b65497"> 2995</a></span>&#160;<span class="preprocessor">#define CCU_VERSION_REG_CCU_SUB_VERSION_OFFSET 0</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="../../d4/de7/reg-cpu_8h.html#a73fa97400cabe79edb1f6d20c995d7d6"> 2996</a></span>&#160;<span class="preprocessor">#define CCU_VERSION_REG_CCU_SUB_VERSION_CLEAR_MASK 0x0000ffff</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160; </div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// __SUN55IW3_REG_CPU_H__</span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
