<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Nov 17 15:14:56 PST 2017</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2017WW46</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr23</sip_relver>
  <sip_relname>ALL_2017WW46_R1p0_PICr23</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1406445290">1406445290:</a> "Make the ISM design more robust to unanticipated glitches on pok (cg_en should assert on IDLE exits initiated by either fabric or agent sides)"</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1406484777">1406484777:</a> "Improve the crossbar arbiter efficiency on eom"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1406433875">1406433875:</a> "FWD (PCR) CG_en parameterized Delay"</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1204688456">1204688456:</a> "FWD (PCR) Add Synchronous Egress queue option to SBR"</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/220866340">220866340:</a> "The stepdown line in VISA sigfile is hardcoded, and sets the STEPDOWN_FACTOR to 2, regardless of the setting of the cspec parameter"</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1504600810">1504600810:</a> "FWD [TGPLP] (Running new Lintra on old release) [SBR] PICr19 - Lintra rule 68012 - source/rtl/iosfsbc/common/iosfsbr_chs_sbcfifo.sv - Signal name 'fifo' cannot be the same as unit/module name 'fifo"</dd>
<dd>7.	<a href="https://hsdes.intel.com/appstore/article/#/1406480088">1406480088:</a> "Review the SGDFT ip_info waivers for SBR (remove waivers that are no longer needed)"</dd>
<dd>8.	<a href="https://hsdes.intel.com/appstore/article/#/220637335">220637335:</a> "FWD TGL clock gating enhancement - IOSF sbcegress - explicitly clock gate (or use an enable) for staging of npcredits, pccredits, to save dynamic power"</dd>
<dd>9.	<a href="https://hsdes.intel.com/appstore/article/#/1405328883">1405328883:</a> "TFM: SBR Simbuild EFFM"</dd>
<dd>10.	<a href="https://hsdes.intel.com/appstore/article/#/1405328869">1405328869:</a> "TFM: SBR EFFM with UPF support"</dd>
<dd>11.	<a href="https://hsdes.intel.com/appstore/article/#/1406540658">1406540658:</a> "FWD (PCR) [TFM 1713] Upgrade to TSA 1713.17ww38c containing post-si CDC bug fix"</dd>
<dd>12.	<a href="https://hsdes.intel.com/appstore/article/#/1406210059">1406210059:</a> "Dynamo requires to put PIDs for MI unused port in LTE cfg"</dd>
<dd>13.	<a href="https://hsdes.intel.com/appstore/article/#/1406544692">1406544692:</a> "Complete VAL work for HSD 1406210059 (FWD Dynamo requires to put PIDs for MI unused port in LTE cfg)"</dd>
<dd>14.	<a href="https://hsdes.intel.com/appstore/article/#/1406543049">1406543049:</a> "SBR CDC update"</dd>
<dd>15.	<a href="https://hsdes.intel.com/appstore/article/#/1406607549">1406607549:</a> "Expose both the agent and fabric interfaces in collage, when ism is strappable"</dd>


   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
            <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2017WW45" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0">Zircon Scores</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
