

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_60_3'
================================================================
* Date:           Sat Jan 31 19:57:54 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_3  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:60]   --->   Operation 7 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln57_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln57"   --->   Operation 8 'read' 'sext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln57_cast = sext i62 %sext_ln57_read"   --->   Operation 9 'sext' 'sext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln60 = store i7 0, i7 %j_1" [top.cpp:60]   --->   Operation 11 'store' 'store_ln60' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:60]   --->   Operation 14 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.89ns)   --->   "%icmp_ln60 = icmp_eq  i7 %j, i7 64" [top.cpp:60]   --->   Operation 16 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.89ns)   --->   "%add_ln60 = add i7 %j, i7 1" [top.cpp:60]   --->   Operation 17 'add' 'add_ln60' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.body9.split, void %for.end18.exitStub" [top.cpp:60]   --->   Operation 18 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %j" [top.cpp:60]   --->   Operation 19 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j, i32 3, i32 5" [top.cpp:60]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%switch_ln63 = switch i3 %trunc_ln60, void %arrayidx15.case.7, i3 0, void %arrayidx15.case.0, i3 1, void %arrayidx15.case.1, i3 2, void %arrayidx15.case.2, i3 3, void %arrayidx15.case.3, i3 4, void %arrayidx15.case.4, i3 5, void %arrayidx15.case.5, i3 6, void %arrayidx15.case.6" [top.cpp:63]   --->   Operation 21 'switch' 'switch_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.74>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln60 = store i7 %add_ln60, i7 %j_1" [top.cpp:60]   --->   Operation 22 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln57_cast" [top.cpp:57]   --->   Operation 23 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [top.cpp:62]   --->   Operation 24 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%a = trunc i32 %A_addr_read" [top.cpp:62]   --->   Operation 25 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_load5 = load i24 %empty"   --->   Operation 68 'load' 'p_load5' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load5"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.03>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [top.cpp:61]   --->   Operation 26 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:60]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:60]   --->   Operation 28 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i3 %lshr_ln" [top.cpp:60]   --->   Operation 29 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 30 'getelementptr' 'row_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 31 'getelementptr' 'row_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 32 'getelementptr' 'row_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 33 'getelementptr' 'row_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%row_buf_4_addr = getelementptr i24 %row_buf_4, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 34 'getelementptr' 'row_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%row_buf_5_addr = getelementptr i24 %row_buf_5, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 35 'getelementptr' 'row_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%row_buf_6_addr = getelementptr i24 %row_buf_6, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 36 'getelementptr' 'row_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%row_buf_7_addr = getelementptr i24 %row_buf_7, i64 0, i64 %zext_ln60" [top.cpp:63]   --->   Operation 37 'getelementptr' 'row_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_6_addr" [top.cpp:63]   --->   Operation 38 'store' 'store_ln63' <Predicate = (trunc_ln60 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 39 'br' 'br_ln63' <Predicate = (trunc_ln60 == 6)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_5_addr" [top.cpp:63]   --->   Operation 40 'store' 'store_ln63' <Predicate = (trunc_ln60 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 41 'br' 'br_ln63' <Predicate = (trunc_ln60 == 5)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_4_addr" [top.cpp:63]   --->   Operation 42 'store' 'store_ln63' <Predicate = (trunc_ln60 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 43 'br' 'br_ln63' <Predicate = (trunc_ln60 == 4)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_3_addr" [top.cpp:63]   --->   Operation 44 'store' 'store_ln63' <Predicate = (trunc_ln60 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 45 'br' 'br_ln63' <Predicate = (trunc_ln60 == 3)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_2_addr" [top.cpp:63]   --->   Operation 46 'store' 'store_ln63' <Predicate = (trunc_ln60 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 47 'br' 'br_ln63' <Predicate = (trunc_ln60 == 2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_1_addr" [top.cpp:63]   --->   Operation 48 'store' 'store_ln63' <Predicate = (trunc_ln60 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 49 'br' 'br_ln63' <Predicate = (trunc_ln60 == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_addr" [top.cpp:63]   --->   Operation 50 'store' 'store_ln63' <Predicate = (trunc_ln60 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 51 'br' 'br_ln63' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln63 = store i24 %a, i3 %row_buf_7_addr" [top.cpp:63]   --->   Operation 52 'store' 'store_ln63' <Predicate = (trunc_ln60 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx15.exit" [top.cpp:63]   --->   Operation 53 'br' 'br_ln63' <Predicate = (trunc_ln60 == 7)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:64]   --->   Operation 54 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i24 %p_load" [top.cpp:64]   --->   Operation 55 'sext' 'sext_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i24 %a" [top.cpp:64]   --->   Operation 56 'sext' 'sext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.10ns)   --->   "%add_ln64 = add i24 %a, i24 %p_load" [top.cpp:64]   --->   Operation 57 'add' 'add_ln64' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.10ns)   --->   "%add_ln64_1 = add i25 %sext_ln64_1, i25 %sext_ln64" [top.cpp:64]   --->   Operation 58 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln64_1, i32 24" [top.cpp:64]   --->   Operation 59 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln64, i32 23" [top.cpp:64]   --->   Operation 60 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%xor_ln64 = xor i1 %tmp, i1 1" [top.cpp:64]   --->   Operation 61 'xor' 'xor_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%and_ln64 = and i1 %tmp_71, i1 %xor_ln64" [top.cpp:64]   --->   Operation 62 'and' 'and_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%xor_ln64_1 = xor i1 %tmp, i1 %tmp_71" [top.cpp:64]   --->   Operation 63 'xor' 'xor_ln64_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln64_1)   --->   "%select_ln64 = select i1 %and_ln64, i24 8388607, i24 8388608" [top.cpp:64]   --->   Operation 64 'select' 'select_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln64_1 = select i1 %xor_ln64_1, i24 %select_ln64, i24 %add_ln64" [top.cpp:64]   --->   Operation 65 'select' 'select_ln64_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln64 = store i24 %select_ln64_1, i24 %empty" [top.cpp:64]   --->   Operation 66 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body9" [top.cpp:60]   --->   Operation 67 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 0111]
j_1                    (alloca           ) [ 0100]
sext_ln57_read         (read             ) [ 0000]
sext_ln57_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln60             (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j                      (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln60              (icmp             ) [ 0110]
add_ln60               (add              ) [ 0000]
br_ln60                (br               ) [ 0000]
trunc_ln60             (trunc            ) [ 0111]
lshr_ln                (partselect       ) [ 0111]
switch_ln63            (switch           ) [ 0000]
store_ln60             (store            ) [ 0000]
A_addr                 (getelementptr    ) [ 0000]
A_addr_read            (read             ) [ 0000]
a                      (trunc            ) [ 0101]
specpipeline_ln61      (specpipeline     ) [ 0000]
speclooptripcount_ln60 (speclooptripcount) [ 0000]
specloopname_ln60      (specloopname     ) [ 0000]
zext_ln60              (zext             ) [ 0000]
row_buf_addr           (getelementptr    ) [ 0000]
row_buf_1_addr         (getelementptr    ) [ 0000]
row_buf_2_addr         (getelementptr    ) [ 0000]
row_buf_3_addr         (getelementptr    ) [ 0000]
row_buf_4_addr         (getelementptr    ) [ 0000]
row_buf_5_addr         (getelementptr    ) [ 0000]
row_buf_6_addr         (getelementptr    ) [ 0000]
row_buf_7_addr         (getelementptr    ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
store_ln63             (store            ) [ 0000]
br_ln63                (br               ) [ 0000]
p_load                 (load             ) [ 0000]
sext_ln64              (sext             ) [ 0000]
sext_ln64_1            (sext             ) [ 0000]
add_ln64               (add              ) [ 0000]
add_ln64_1             (add              ) [ 0000]
tmp                    (bitselect        ) [ 0000]
tmp_71                 (bitselect        ) [ 0000]
xor_ln64               (xor              ) [ 0000]
and_ln64               (and              ) [ 0000]
xor_ln64_1             (xor              ) [ 0000]
select_ln64            (select           ) [ 0000]
select_ln64_1          (select           ) [ 0000]
store_ln64             (store            ) [ 0000]
br_ln60                (br               ) [ 0000]
p_load5                (load             ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln57">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_buf_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_buf_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_buf_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="row_buf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_buf_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="row_buf_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_buf_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="row_buf">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="empty_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln57_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="0" index="1" bw="62" slack="0"/>
<pin id="113" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln57_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="0" index="2" bw="24" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="row_buf_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="24" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="row_buf_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_1_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="row_buf_2_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_2_addr/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="row_buf_3_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_3_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="row_buf_4_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="24" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_4_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="row_buf_5_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_5_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="row_buf_6_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_6_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="row_buf_7_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_7_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln63_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="1"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln63_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="24" slack="1"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln63_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="24" slack="1"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln63_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="24" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln63_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="24" slack="1"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln63_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="24" slack="1"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln63_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="24" slack="1"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln63_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="24" slack="1"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="A_addr_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln57_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="62" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln60_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="24" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln60_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln60_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln60_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="4" slack="0"/>
<pin id="270" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="switch_ln63_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="3" slack="0"/>
<pin id="280" dir="0" index="4" bw="3" slack="0"/>
<pin id="281" dir="0" index="5" bw="3" slack="0"/>
<pin id="282" dir="0" index="6" bw="3" slack="0"/>
<pin id="283" dir="0" index="7" bw="2" slack="0"/>
<pin id="284" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln63/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln60_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="A_addr_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="62" slack="1"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="a_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln60_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="2"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="2"/>
<pin id="321" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln64_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="0"/>
<pin id="324" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln64_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="1"/>
<pin id="328" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln64_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="1"/>
<pin id="331" dir="0" index="1" bw="24" slack="0"/>
<pin id="332" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln64_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="25" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_71_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln64_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln64_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="xor_ln64_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln64_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="24" slack="0"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln64_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="24" slack="0"/>
<pin id="385" dir="0" index="2" bw="24" slack="0"/>
<pin id="386" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln64_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="2"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_load5_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="1"/>
<pin id="397" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="empty_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="407" class="1005" name="j_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="sext_ln57_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln60_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="423" class="1005" name="trunc_ln60_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="2"/>
<pin id="425" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="427" class="1005" name="lshr_ln_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="2"/>
<pin id="429" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="432" class="1005" name="a_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="1"/>
<pin id="434" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="100" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="84" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="84" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="84" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="84" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="84" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="84" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="84" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="165" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="158" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="151" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="144" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="137" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="130" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="123" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="172" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="110" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="246" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="246" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="285"><net_src comp="261" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="289"><net_src comp="64" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="275" pin=5"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="275" pin=6"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="275" pin=7"/></net>

<net id="297"><net_src comp="255" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="0" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="298" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="307"><net_src comp="227" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="319" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="326" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="90" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="329" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="340" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="94" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="348" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="340" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="348" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="362" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="96" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="98" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="387"><net_src comp="368" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="374" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="329" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="402"><net_src comp="102" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="106" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="417"><net_src comp="232" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="422"><net_src comp="249" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="261" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="265" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="435"><net_src comp="304" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="443"><net_src comp="432" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="329" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_buf_7 | {3 }
	Port: row_buf_6 | {3 }
	Port: row_buf_5 | {3 }
	Port: row_buf_4 | {3 }
	Port: row_buf_3 | {3 }
	Port: row_buf_2 | {3 }
	Port: row_buf_1 | {3 }
	Port: row_buf | {3 }
	Port: p_out | {2 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_60_3 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_60_3 : sext_ln57 | {1 }
  - Chain level:
	State 1
		store_ln60 : 1
		store_ln0 : 1
		j : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		trunc_ln60 : 2
		lshr_ln : 2
		switch_ln63 : 3
		store_ln60 : 3
	State 2
		A_addr_read : 1
		a : 1
		write_ln0 : 1
	State 3
		row_buf_addr : 1
		row_buf_1_addr : 1
		row_buf_2_addr : 1
		row_buf_3_addr : 1
		row_buf_4_addr : 1
		row_buf_5_addr : 1
		row_buf_6_addr : 1
		row_buf_7_addr : 1
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		store_ln63 : 2
		sext_ln64 : 1
		add_ln64 : 1
		add_ln64_1 : 2
		tmp : 3
		tmp_71 : 2
		xor_ln64 : 4
		and_ln64 : 4
		xor_ln64_1 : 4
		select_ln64 : 4
		select_ln64_1 : 5
		store_ln64 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln60_fu_255      |    0    |    14   |
|    add   |       add_ln64_fu_329      |    0    |    31   |
|          |      add_ln64_1_fu_334     |    0    |    31   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln64_fu_374     |    0    |    24   |
|          |    select_ln64_1_fu_382    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln60_fu_249      |    0    |    14   |
|----------|----------------------------|---------|---------|
|    xor   |       xor_ln64_fu_356      |    0    |    2    |
|          |      xor_ln64_1_fu_368     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln64_fu_362      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln57_read_read_fu_110 |    0    |    0    |
|          |   A_addr_read_read_fu_227  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln0_write_fu_116   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    sext_ln57_cast_fu_232   |    0    |    0    |
|   sext   |      sext_ln64_fu_322      |    0    |    0    |
|          |     sext_ln64_1_fu_326     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln60_fu_261     |    0    |    0    |
|          |          a_fu_304          |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_265       |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln63_fu_275     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln60_fu_308      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_340         |    0    |    0    |
|          |        tmp_71_fu_348       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   144   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       a_reg_432      |   24   |
|     empty_reg_399    |   24   |
|   icmp_ln60_reg_419  |    1   |
|      j_1_reg_407     |    7   |
|    lshr_ln_reg_427   |    3   |
|sext_ln57_cast_reg_414|   64   |
|  trunc_ln60_reg_423  |    3   |
+----------------------+--------+
|         Total        |   126  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   144  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   126  |    -   |
+-----------+--------+--------+
|   Total   |   126  |   144  |
+-----------+--------+--------+
