$var wire 16 ! reg_in $end
$var wire 1 " reg_o_en $end
$var wire 16 # reg_out $end
$var wire 16 $ reg $end
$var wire 1 % sys_clk $end
$var wire 1 & reg_i_en $end
$dumpvars
$end
#0
b0000000000000000 !
0"
b0000000000000000 #
b0000000000000000 $
0%
#5
1&
b0000000000000001 !
1%
#10
0%
#15
b0000000000000001 $
0&
1"
1%
#20
0%
#25
1%
b0000000000000001 #
#30
0%
#35
1%
b0000000000000000 !
0"
b0000000000000000 #
b0000000000000000 $
0%
0&
