#!/usr/bin/env python3
"""
FPGA Protocol Analysis Tool
å®Ÿæ©ŸFPGAã¨ã®ãƒ—ãƒ­ãƒˆã‚³ãƒ«é€šä¿¡è§£æãƒ»ãƒ‡ãƒãƒƒã‚°ãƒ„ãƒ¼ãƒ«
ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ v0.1 æº–æ‹ 
"""

import serial
import time
import sys

def crc8_calculate(data):
    """CRC8è¨ˆç®—ï¼ˆpolynomial 0x07, init 0x00ï¼‰"""
    crc = 0x00
    for byte in data:
        crc ^= byte
        for i in range(8):
            if crc & 0x80:
                crc = ((crc << 1) ^ 0x07) & 0xFF
            else:
                crc = (crc << 1) & 0xFF
    return crc

def build_read_frame(addr, size=2, length=1, auto_inc=False):
    """èª­ã¿è¾¼ã¿ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰ï¼ˆãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æº–æ‹ ï¼‰"""
    # CMDæ§‹ç¯‰: RW=1, INC, SIZE, LEN
    cmd = 0x80  # RW=1 (èª­ã¿è¾¼ã¿)
    if auto_inc:
        cmd |= 0x40  # INC=1
    cmd |= (size << 4)  # SIZE: 0=8bit, 1=16bit, 2=32bit
    cmd |= (length - 1)  # LEN-1 (0-based)
    
    # ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰
    frame = bytearray()
    frame.append(0xA5)  # SOF (Hostâ†’Device)
    frame.append(cmd)   # CMD
    
    # ADDR (little-endian)
    frame.append((addr >>  0) & 0xFF)
    frame.append((addr >>  8) & 0xFF)
    frame.append((addr >> 16) & 0xFF)
    frame.append((addr >> 24) & 0xFF)
    
    # CRC8 (CMD through ADDR)
    crc_data = frame[1:6]  # CMD + ADDR
    crc = crc8_calculate(crc_data)
    frame.append(crc)
    
    return bytes(frame)

def build_write_frame(addr, data, size=2, auto_inc=False):
    """æ›¸ãè¾¼ã¿ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰ï¼ˆãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æº–æ‹ ï¼‰"""
    length = len(data) // (1 << size)
    
    # CMDæ§‹ç¯‰: RW=0, INC, SIZE, LEN
    cmd = 0x00  # RW=0 (æ›¸ãè¾¼ã¿)
    if auto_inc:
        cmd |= 0x40  # INC=1
    cmd |= (size << 4)  # SIZE
    cmd |= (length - 1)  # LEN-1
    
    # ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰
    frame = bytearray()
    frame.append(0xA5)  # SOF
    frame.append(cmd)   # CMD
    
    # ADDR (little-endian)
    frame.append((addr >>  0) & 0xFF)
    frame.append((addr >>  8) & 0xFF)
    frame.append((addr >> 16) & 0xFF)
    frame.append((addr >> 24) & 0xFF)
    
    # DATA
    frame.extend(data)
    
    # CRC8 (CMD through DATA)
    crc_data = frame[1:]  # CMD + ADDR + DATA
    crc = crc8_calculate(crc_data)
    frame.append(crc)
    
    return bytes(frame)

def analyze_response_pattern(data):
    """å—ä¿¡ãƒ‡ãƒ¼ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ³ã®è§£æï¼ˆRTLãƒ¬ã‚¸ã‚¹ã‚¿ãƒãƒƒãƒ—å¯¾å¿œï¼‰"""
    print(f"ğŸ“Š å—ä¿¡ãƒ‡ãƒ¼ã‚¿è§£æ: {data.hex().upper()}")
    
    if len(data) == 0:
        print("   âŒ ãƒ‡ãƒ¼ã‚¿ãªã—")
        return
    
    # SOFç¢ºèª
    if len(data) >= 1:
        sof = data[0]
        if sof == 0x5A:
            print("   âœ… SOFæ­£å¸¸ (0x5A - Deviceâ†’Host)")
        else:
            print(f"   âŒ SOFç•°å¸¸ (0x{sof:02X} â‰  0x5A)")
            print(f"      ãƒ“ãƒƒãƒˆæ¯”è¼ƒ: 0x5A={0x5A:08b}, å—ä¿¡={sof:08b}")
    
    # ãƒ•ãƒ¬ãƒ¼ãƒ é•·ã«ã‚ˆã‚‹åˆ†é¡ã¨è©³ç´°è§£æ
    if len(data) == 4:
        print("   ğŸ“ 4ãƒã‚¤ãƒˆå¿œç­” â†’ ã‚¨ãƒ©ãƒ¼å¿œç­”")
        if len(data) >= 3 and data[0] == 0x5A:
            status, cmd = data[1], data[2]
            print(f"   ğŸ“‹ STATUS: 0x{status:02X}, CMD echo: 0x{cmd:02X}")
            
            # STATUS ã‚³ãƒ¼ãƒ‰è§£é‡ˆ
            status_map = {
                0x00: "OK (æˆåŠŸ)",
                0x01: "CRC_ERR (CRCä¸ä¸€è‡´)", 
                0x02: "CMD_INV (ç„¡åŠ¹ã‚³ãƒãƒ³ãƒ‰)",
                0x03: "ADDR_ALIGN (ã‚¢ãƒ‰ãƒ¬ã‚¹ä¸æ•´åˆ)",
                0x04: "TIMEOUT (ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ)",
                0x05: "AXI_SLVERR (AXIã‚¹ãƒ¬ãƒ¼ãƒ–ã‚¨ãƒ©ãƒ¼)",
                0x06: "BUSY (ãƒ“ã‚¸ãƒ¼çŠ¶æ…‹)",
                0x07: "LEN_RANGE (é•·ã•ç¯„å›²å¤–)",
                0x08: "PARAM (ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã‚¨ãƒ©ãƒ¼)"
            }
            status_desc = status_map.get(status, f"æœªçŸ¥ã‚¨ãƒ©ãƒ¼(0x{status:02X})")
            print(f"   ï¿½ STATUSè©³ç´°: {status_desc}")
            
    elif len(data) >= 7:
        print("   ğŸ“ é•·ãƒ•ãƒ¬ãƒ¼ãƒ  â†’ æˆåŠŸå¿œç­”")
        if len(data) >= 3 and data[0] == 0x5A:
            status, cmd = data[1], data[2]
            print(f"   ğŸ“‹ STATUS: 0x{status:02X}, CMD echo: 0x{cmd:02X}")
            
            # CMDè§£æ
            rw = (cmd >> 7) & 1
            inc = (cmd >> 6) & 1
            size = (cmd >> 4) & 3
            length = (cmd & 0xF) + 1
            print(f"   ğŸ” CMDè©³ç´°: RW={'Read' if rw else 'Write'}, INC={inc}, SIZE={size}, LEN={length}")
            
            # èª­ã¿è¾¼ã¿å¿œç­”ã®å ´åˆã€ãƒ‡ãƒ¼ã‚¿éƒ¨åˆ†ã‚’è§£æ
            if rw == 1 and status == 0x00 and len(data) >= 12:  # æˆåŠŸèª­ã¿è¾¼ã¿å¿œç­”
                addr = int.from_bytes(data[3:7], 'little')
                read_data = int.from_bytes(data[7:11], 'little')
                print(f"   ğŸ“ ADDR: 0x{addr:08X}")
                print(f"   ğŸ“„ DATA: 0x{read_data:08X}")
                
                # ãƒ¬ã‚¸ã‚¹ã‚¿åˆ¥æœŸå¾…å€¤ãƒã‚§ãƒƒã‚¯
                if addr == 0x0000101C:  # REG_VERSION
                    expected = 0x00010000
                    if read_data == expected:
                        print(f"   âœ… VERSIONæ­£å¸¸ (æœŸå¾…å€¤: 0x{expected:08X})")
                    else:
                        print(f"   âŒ VERSIONç•°å¸¸ (æœŸå¾…å€¤: 0x{expected:08X}, å®Ÿéš›: 0x{read_data:08X})")
                elif addr == 0x00001000:  # REG_CONTROL
                    bridge_enable = read_data & 1
                    print(f"   ğŸ”§ CONTROLè§£æ: bridge_enable={bridge_enable}")
                elif addr == 0x00001004:  # REG_STATUS
                    bridge_busy = read_data & 1
                    error_code = (read_data >> 1) & 0xFF
                    print(f"   ğŸ“Š STATUSè§£æ: bridge_busy={bridge_busy}, error_code=0x{error_code:02X}")
    
    # CRCæ¤œè¨¼ï¼ˆä»•æ§˜æº–æ‹ ï¼‰
    if len(data) >= 4 and data[0] == 0x5A:
        expected_crc = crc8_calculate(data[1:-1])  # STATUSã€œæœ€å¾Œã®å‰ã¾ã§
        actual_crc = data[-1]
        if expected_crc == actual_crc:
            print(f"   âœ… CRCæ­£å¸¸ (0x{actual_crc:02X})")
        else:
            print(f"   âŒ CRCç•°å¸¸ (æœŸå¾…:0x{expected_crc:02X}, å®Ÿéš›:0x{actual_crc:02X})")
    
    print(f"   ğŸ“ ãƒ‡ãƒ¼ã‚¿é•·: {len(data)} bytes")
    if len(data) <= 16:
        print(f"   ğŸ”¢ ãƒã‚¤ãƒˆè©³ç´°: {' '.join(f'{b:02X}' for b in data)}")

def test_protocol_compliance(port):
    """ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æº–æ‹ ãƒ†ã‚¹ãƒˆï¼ˆRTLãƒ¬ã‚¸ã‚¹ã‚¿ãƒãƒƒãƒ—å¯¾å¿œï¼‰"""
    print("ğŸ¯ ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æº–æ‹ ãƒ†ã‚¹ãƒˆ")
    print("=" * 50)
    
    # RTL Register_Block.sv ã®ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒãƒƒãƒ—ã«åŸºã¥ã
    # BASE_ADDR = 0x00001000
    base_addr = 0x00001000
    
    test_cases = [
        {
            "name": "REG_CONTROL Read (0x1000)",
            "frame": build_read_frame(base_addr + 0x000, size=2, length=1),  # 32-bit read
            "description": "åˆ¶å¾¡ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿è¾¼ã¿ï¼ˆbridge_enableç­‰ï¼‰"
        },
        {
            "name": "REG_STATUS Read (0x1004)", 
            "frame": build_read_frame(base_addr + 0x004, size=2, length=1),  # 32-bit read
            "description": "ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿è¾¼ã¿ï¼ˆbridge_busy, error_codeï¼‰"
        },
        {
            "name": "REG_CONFIG Read (0x1008)",
            "frame": build_read_frame(base_addr + 0x008, size=2, length=1),  # 32-bit read  
            "description": "è¨­å®šãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿è¾¼ã¿ï¼ˆbaud_div, timeout_configï¼‰"
        },
        {
            "name": "REG_VERSION Read (0x101C)",
            "frame": build_read_frame(base_addr + 0x01C, size=2, length=1),  # 32-bit read
            "description": "ãƒãƒ¼ã‚¸ãƒ§ãƒ³ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿è¾¼ã¿ï¼ˆæœŸå¾…å€¤: 0x00010000ï¼‰"
        },
        {
            "name": "REG_CONTROL Write (0x1000)",
            "frame": build_write_frame(base_addr + 0x000, b'\x01\x00\x00\x00', size=2),  # bridge_enable=1
            "description": "åˆ¶å¾¡ãƒ¬ã‚¸ã‚¹ã‚¿æ›¸ãè¾¼ã¿ï¼ˆbridge_enable=1ï¼‰"
        },
        {
            "name": "REG_TX_COUNT Read (0x1010)",
            "frame": build_read_frame(base_addr + 0x010, size=2, length=1),  # 32-bit read
            "description": "TX ã‚«ã‚¦ãƒ³ã‚¿èª­ã¿è¾¼ã¿ï¼ˆèª­ã¿å–ã‚Šå°‚ç”¨ï¼‰"
        },
        {
            "name": "Invalid Address Test (0x2000)",
            "frame": build_read_frame(0x00002000, size=2, length=1),  # ç¯„å›²å¤–ã‚¢ãƒ‰ãƒ¬ã‚¹
            "description": "ç„¡åŠ¹ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒ†ã‚¹ãƒˆï¼ˆAXI_SLVERRãŒæœŸå¾…ã•ã‚Œã‚‹ï¼‰"
        }
    ]
    
    results = {}
    
    for test_case in test_cases:
        print(f"\nğŸ“¤ {test_case['name']}")
        print(f"   èª¬æ˜: {test_case['description']}")
        
        frame = test_case['frame']
        print(f"   é€ä¿¡ãƒ‡ãƒ¼ã‚¿: {frame.hex().upper()}")
        
        # ãƒ•ãƒ¬ãƒ¼ãƒ è©³ç´°è§£æ
        if len(frame) >= 7:
            sof, cmd = frame[0], frame[1]
            addr = int.from_bytes(frame[2:6], 'little')
            print(f"   SOF: 0x{sof:02X}, CMD: 0x{cmd:02X}, ADDR: 0x{addr:08X}")
            
            # CMDè§£æ
            rw = (cmd >> 7) & 1
            inc = (cmd >> 6) & 1  
            size = (cmd >> 4) & 3
            length = (cmd & 0xF) + 1
            print(f"   CMDè©³ç´°: {'Read' if rw else 'Write'}, SIZE={size}, LEN={length}")
            
            # æœŸå¾…å€¤è¡¨ç¤º
            if 'VERSION' in test_case['name']:
                print(f"   æœŸå¾…å€¤: SOF=0x5A, STATUS=0x00, DATA=0x00010000")
            elif 'Invalid' in test_case['name']:
                print(f"   æœŸå¾…å€¤: SOF=0x5A, STATUS=0x05 (AXI_SLVERR)")
            else:
                print(f"   æœŸå¾…å€¤: SOF=0x5A, STATUS=0x00")
        
        port.write(frame)
        port.flush()
        time.sleep(1.0)  # å¿œç­”å¾…æ©Ÿ
        
        if port.in_waiting > 0:
            response = port.read(port.in_waiting)
            print(f"   ğŸ“¥ å—ä¿¡ãƒ‡ãƒ¼ã‚¿: {response.hex().upper()}")
            analyze_response_pattern(response)
            results[test_case['name']] = response
        else:
            print(f"   ğŸ“¥ å—ä¿¡ãƒ‡ãƒ¼ã‚¿: ãªã—")
            results[test_case['name']] = None
    
    return results

def test_continuous_monitoring(port, duration=10):
    """ç¶™ç¶šç›£è¦–ãƒ†ã‚¹ãƒˆ"""
    print(f"\nğŸ” ç¶™ç¶šç›£è¦–ãƒ†ã‚¹ãƒˆ ({duration}ç§’)")
    print("=" * 50)
    
    print("ğŸ“¡ è‡ªç™ºçš„ãªé€ä¿¡ãƒ‡ãƒ¼ã‚¿ã‚’ç›£è¦–ä¸­...")
    start_time = time.time()
    all_data = b''
    packet_count = 0
    
    while time.time() - start_time < duration:
        if port.in_waiting > 0:
            chunk = port.read(port.in_waiting)
            all_data += chunk
            packet_count += 1
            timestamp = time.strftime('%H:%M:%S')
            print(f"   [{timestamp}] ãƒ‘ã‚±ãƒƒãƒˆ{packet_count}: {chunk.hex().upper()}")
        
        time.sleep(0.1)
    
    print(f"\nğŸ“Š ç›£è¦–çµæœ:")
    print(f"   ç·å—ä¿¡: {len(all_data)} bytes, {packet_count} ãƒ‘ã‚±ãƒƒãƒˆ")
    if all_data:
        print(f"   å…¨ãƒ‡ãƒ¼ã‚¿: {all_data.hex().upper()}")
    else:
        print("   è‡ªç™ºé€ä¿¡ãªã—")
    
    return all_data

def main():
    """ãƒ¡ã‚¤ãƒ³è§£æãƒ•ãƒ­ãƒ¼ï¼ˆãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æº–æ‹ ï¼‰"""
    print("ğŸ”¬ FPGA ãƒ—ãƒ­ãƒˆã‚³ãƒ«è§£æãƒ„ãƒ¼ãƒ« v2.0")
    print("=" * 70)
    print(f"å®Ÿè¡Œæ™‚åˆ»: {time.strftime('%Y-%m-%d %H:%M:%S')}")
    print(f"å¯¾è±¡ãƒãƒ¼ãƒˆ: COM3 (115200 baud)")
    print("ğŸ“‹ ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜: UARTâ€“AXI4-Lite Bridge Protocol v0.1")
    print("ğŸ’¡ æ³¨è¨˜: ãƒ—ãƒ­ãƒˆã‚³ãƒ«æº–æ‹ ãƒ•ãƒ¬ãƒ¼ãƒ ã®ã¿ãƒ†ã‚¹ãƒˆï¼ˆå˜ç´”ãƒã‚¤ãƒˆé€ä¿¡ã¯ç„¡åŠ¹ï¼‰")
    
    try:
        # ãƒãƒ¼ãƒˆæ¥ç¶š
        print("\nğŸ”Œ COM3ãƒãƒ¼ãƒˆã«æ¥ç¶šä¸­...")
        port = serial.Serial('COM3', 115200, timeout=2.0)
        print("âœ… æ¥ç¶šæˆåŠŸ")
        
        # ãƒ—ãƒ­ãƒˆã‚³ãƒ«æº–æ‹ ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ
        compliance_results = test_protocol_compliance(port)
        
        # ç¶™ç¶šç›£è¦–ï¼ˆè‡ªç™ºé€ä¿¡ç¢ºèªï¼‰
        monitoring_data = test_continuous_monitoring(port, 5)
        
        # çµæœã‚µãƒãƒªãƒ¼
        print("\n" + "=" * 70)
        print("ğŸ“‹ ãƒ—ãƒ­ãƒˆã‚³ãƒ«æº–æ‹ ãƒ†ã‚¹ãƒˆçµæœã‚µãƒãƒªãƒ¼")
        print("=" * 70)
        
        for test_name, result in compliance_results.items():
            status = "âœ… å¿œç­”ã‚ã‚Š" if result else "âŒ å¿œç­”ãªã—"
            print(f"   {test_name}: {status}")
            if result:
                # SOFç¢ºèª
                if len(result) >= 1:
                    sof_status = "âœ… æ­£å¸¸" if result[0] == 0x5A else f"âŒ ç•°å¸¸(0x{result[0]:02X})"
                    print(f"      SOF: {sof_status}")
                print(f"      â†’ {result.hex().upper()}")
        
        print(f"\nğŸ” ç¶™ç¶šç›£è¦–çµæœ:")
        if monitoring_data:
            print(f"   è‡ªç™ºé€ä¿¡: {len(monitoring_data)} bytes")
        else:
            print(f"   è‡ªç™ºé€ä¿¡: ãªã—")
        
        # è¨ºæ–­çµæœã¨CRCæ¤œè¨¼
        print("\nğŸ’¡ è¨ºæ–­çµæœ:")
        valid_responses = [r for r in compliance_results.values() if r and len(r) >= 1]
        
        if valid_responses:
            print("   âœ… FPGAå¿œç­”ç¢ºèª - ãƒ—ãƒ­ãƒˆã‚³ãƒ«å±¤ã¯å‹•ä½œä¸­")
            
            sof_correct = sum(1 for r in valid_responses if r[0] == 0x5A)
            if sof_correct == 0:
                print("   âš ï¸  SOFãƒãƒ¼ã‚«ãƒ¼ãŒå…¨ã¦ç•°å¸¸ - UARTä¿¡å·æ¥µæ€§ã¾ãŸã¯å®Ÿè£…å•é¡Œ")
                print("   ğŸ”§ æ¨å¥¨: Frame_Builderã®é€ä¿¡éƒ¨åˆ†ç¢ºèª")
            elif sof_correct < len(valid_responses):
                print("   âš ï¸  SOFãƒãƒ¼ã‚«ãƒ¼ãŒéƒ¨åˆ†çš„ã«ç•°å¸¸")
            else:
                print("   âœ… SOFãƒãƒ¼ã‚«ãƒ¼æ­£å¸¸")
                
            # ãƒ•ãƒ¬ãƒ¼ãƒ é•·åˆ†æ
            frame_lengths = [len(r) for r in valid_responses if r]
            if all(l == 4 for l in frame_lengths):
                print("   ï¿½ å…¨ã¦4ãƒã‚¤ãƒˆå¿œç­” â†’ å…¨ã¦ã‚¨ãƒ©ãƒ¼å¿œç­”ã®å¯èƒ½æ€§")
            elif any(l >= 7 for l in frame_lengths):
                print("   ï¿½ é•·ãƒ•ãƒ¬ãƒ¼ãƒ æ¤œå‡º â†’ æˆåŠŸå¿œç­”ã‚ã‚Š")
        else:
            print("   âŒ FPGAç„¡å¿œç­” - ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ãƒ»RTLç¢ºèªå¿…è¦")
        
        port.close()
        
    except serial.SerialException as e:
        print(f"âŒ ã‚·ãƒªã‚¢ãƒ«ãƒãƒ¼ãƒˆã‚¨ãƒ©ãƒ¼: {e}")
        return 1
    except KeyboardInterrupt:
        print(f"\n\nâ¹ï¸  ãƒ¦ãƒ¼ã‚¶ãƒ¼ã«ã‚ˆã‚Šãƒ†ã‚¹ãƒˆãŒä¸­æ–­ã•ã‚Œã¾ã—ãŸ")
        return 0
    except Exception as e:
        print(f"âŒ äºˆæœŸã—ãªã„ã‚¨ãƒ©ãƒ¼: {e}")
        import traceback
        traceback.print_exc()
        return 1
    
    print("\nâœ¨ ãƒ—ãƒ­ãƒˆã‚³ãƒ«è§£æå®Œäº†")
    return 0

if __name__ == "__main__":
    sys.exit(main())