TimeQuest Timing Analyzer report for tft_char
Fri Dec 02 18:36:58 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; tft_char                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 44.59 MHz ; 44.59 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 88.686 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.274 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 88.686  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 22.336     ;
; 88.875  ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 22.147     ;
; 88.875  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 22.147     ;
; 89.228  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.794     ;
; 89.453  ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.569     ;
; 89.492  ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.530     ;
; 89.501  ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.521     ;
; 89.739  ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.283     ;
; 89.771  ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.251     ;
; 89.785  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.237     ;
; 89.791  ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.231     ;
; 89.875  ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.147     ;
; 89.950  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.072     ;
; 89.972  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.050     ;
; 90.003  ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 21.019     ;
; 90.164  ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 20.858     ;
; 90.274  ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 20.748     ;
; 90.521  ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 20.501     ;
; 99.844  ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 11.178     ;
; 101.020 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 10.002     ;
; 106.290 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.741      ;
; 106.339 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.692      ;
; 106.349 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.682      ;
; 106.398 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.633      ;
; 106.502 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.529      ;
; 106.503 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.528      ;
; 106.504 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.527      ;
; 106.505 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.526      ;
; 106.507 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.524      ;
; 106.511 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.520      ;
; 106.512 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.519      ;
; 106.525 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.506      ;
; 106.526 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.505      ;
; 106.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.504      ;
; 106.529 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.502      ;
; 106.532 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.499      ;
; 106.537 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.494      ;
; 106.538 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.493      ;
; 106.660 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.371      ;
; 106.660 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.371      ;
; 106.678 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.353      ;
; 106.689 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.342      ;
; 106.709 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.322      ;
; 106.737 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.294      ;
; 106.758 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.273      ;
; 106.759 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.272      ;
; 106.760 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.271      ;
; 106.762 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.269      ;
; 106.765 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.266      ;
; 106.767 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.264      ;
; 106.770 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.261      ;
; 106.771 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.260      ;
; 106.826 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.205      ;
; 106.866 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.165      ;
; 106.867 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.164      ;
; 106.868 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.163      ;
; 106.870 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.161      ;
; 106.873 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.158      ;
; 106.878 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.153      ;
; 106.879 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.152      ;
; 106.899 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.132      ;
; 106.908 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.123      ;
; 106.909 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.122      ;
; 106.910 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.121      ;
; 106.912 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.119      ;
; 106.915 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.116      ;
; 106.920 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.111      ;
; 106.921 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.110      ;
; 106.928 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.103      ;
; 106.993 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.038      ;
; 106.997 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.034      ;
; 106.998 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.033      ;
; 106.999 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.032      ;
; 107.001 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.030      ;
; 107.004 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.027      ;
; 107.009 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.022      ;
; 107.010 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.021      ;
; 107.035 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.996      ;
; 107.048 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.983      ;
; 107.064 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.967      ;
; 107.133 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.898      ;
; 107.134 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.897      ;
; 107.135 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.896      ;
; 107.137 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.894      ;
; 107.137 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.894      ;
; 107.140 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.891      ;
; 107.145 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.886      ;
; 107.146 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.885      ;
; 107.147 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.884      ;
; 107.176 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.855      ;
; 107.232 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.799      ;
; 107.245 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.786      ;
; 107.246 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.785      ;
; 107.247 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.784      ;
; 107.249 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.782      ;
; 107.252 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.779      ;
; 107.257 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.774      ;
; 107.258 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.773      ;
; 107.264 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.767      ;
; 107.368 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.663      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.762 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.772 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.788 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.791 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.919 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.212      ;
; 0.972 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.265      ;
; 1.133 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.142 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.149 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.158 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.211 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.254 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.255 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.273 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.276 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.282 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.326 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.619      ;
; 1.373 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.666      ;
; 1.387 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.427 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.720      ;
; 1.438 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.731      ;
; 1.486 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.779      ;
; 1.492 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.785      ;
; 1.493 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.786      ;
; 1.494 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.787      ;
; 1.513 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.806      ;
; 1.515 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.808      ;
; 1.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.531 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.824      ;
; 1.536 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.578 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.871      ;
; 1.606 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.899      ;
; 1.626 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.919      ;
; 1.632 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.925      ;
; 1.651 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.944      ;
; 1.652 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.945      ;
; 1.653 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.946      ;
; 1.657 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.950      ;
; 1.666 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.959      ;
; 1.667 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.960      ;
; 1.668 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.961      ;
; 1.684 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.977      ;
; 1.712 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.005      ;
; 1.716 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.009      ;
; 1.746 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.039      ;
; 1.772 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.065      ;
; 1.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.076      ;
; 1.791 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.084      ;
; 1.792 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.805 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.098      ;
; 1.811 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.104      ;
; 1.815 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.108      ;
; 1.833 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.126      ;
; 1.855 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.148      ;
; 1.913 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.206      ;
; 1.914 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.207      ;
; 1.927 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.220      ;
; 1.928 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.221      ;
; 1.928 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.221      ;
; 1.931 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.224      ;
; 1.933 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.226      ;
; 1.934 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.227      ;
; 1.935 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.228      ;
; 1.937 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.230      ;
; 1.941 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.234      ;
; 1.946 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.239      ;
; 1.949 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.242      ;
; 1.957 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.250      ;
; 1.957 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.250      ;
; 1.957 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.250      ;
; 1.958 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.251      ;
; 1.958 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.251      ;
; 1.958 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.251      ;
; 1.959 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.252      ;
; 1.972 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.265      ;
; 1.973 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.266      ;
; 1.979 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.272      ;
; 1.997 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.290      ;
; 2.005 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.298      ;
; 2.008 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.008 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.010 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.303      ;
; 2.017 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.310      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.274  ; 55.494       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.427  ; 55.615       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.522  ; 55.522       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.522  ; 55.522       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.587  ; 55.587       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.587  ; 55.587       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.976  ; 6.883  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.722 ; 12.637 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.716 ; 11.522 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.696 ; 11.502 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.881 ; 10.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.871 ; 10.706 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.399 ; 11.208 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.389 ; 11.198 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.722 ; 12.637 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 10.871 ; 10.706 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 11.734 ; 11.513 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.223  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.720  ; 8.656  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.560  ; 7.392  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.179  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.490 ; 5.325 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.845 ; 5.699 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.660 ; 6.488 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.640 ; 6.468 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.855 ; 5.709 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.845 ; 5.699 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.356 ; 6.187 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 6.346 ; 6.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.680 ; 7.616 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.845 ; 5.699 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.677 ; 6.479 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.726 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 5.520 ; 5.390 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.440 ; 5.224 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.683 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.222 ;    ;    ; 7.414 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.038 ;    ;    ; 7.227 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 47.55 MHz ; 47.55 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 90.079 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.273 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 90.079  ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 20.954     ;
; 90.242  ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 20.790     ;
; 90.245  ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 20.787     ;
; 90.558  ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 20.474     ;
; 90.746  ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 20.287     ;
; 90.747  ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 20.286     ;
; 90.833  ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 20.200     ;
; 90.954  ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 20.079     ;
; 91.036  ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.996     ;
; 91.052  ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.980     ;
; 91.080  ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.952     ;
; 91.081  ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 19.952     ;
; 91.217  ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.815     ;
; 91.241  ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.791     ;
; 91.306  ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 19.727     ;
; 91.370  ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.662     ;
; 91.474  ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.558     ;
; 91.738  ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 19.294     ;
; 100.470 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 10.563     ;
; 101.575 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 9.458      ;
; 106.632 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.409      ;
; 106.683 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.358      ;
; 106.693 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.347      ;
; 106.744 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.296      ;
; 106.845 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.196      ;
; 106.847 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.194      ;
; 106.848 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.193      ;
; 106.849 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.192      ;
; 106.852 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.189      ;
; 106.856 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.185      ;
; 106.857 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.184      ;
; 106.894 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.147      ;
; 106.896 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.145      ;
; 106.896 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.145      ;
; 106.898 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.143      ;
; 106.902 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.139      ;
; 106.906 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.135      ;
; 106.907 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.134      ;
; 106.982 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.058      ;
; 106.989 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.052      ;
; 107.015 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.025      ;
; 107.033 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.007      ;
; 107.054 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.987      ;
; 107.068 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.973      ;
; 107.070 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.971      ;
; 107.070 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.971      ;
; 107.072 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.969      ;
; 107.076 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.965      ;
; 107.080 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.961      ;
; 107.080 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.960      ;
; 107.081 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.960      ;
; 107.106 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.935      ;
; 107.133 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.908      ;
; 107.135 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.906      ;
; 107.135 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.906      ;
; 107.137 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.904      ;
; 107.141 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.900      ;
; 107.145 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.896      ;
; 107.146 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.895      ;
; 107.165 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.875      ;
; 107.196 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.845      ;
; 107.218 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.823      ;
; 107.220 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.821      ;
; 107.220 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.821      ;
; 107.222 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.819      ;
; 107.222 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.818      ;
; 107.226 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.815      ;
; 107.230 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.811      ;
; 107.231 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.810      ;
; 107.275 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.766      ;
; 107.277 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.764      ;
; 107.277 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.764      ;
; 107.279 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.762      ;
; 107.280 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.760      ;
; 107.283 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.758      ;
; 107.287 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.754      ;
; 107.288 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.753      ;
; 107.323 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.718      ;
; 107.345 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.695      ;
; 107.349 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.691      ;
; 107.402 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.639      ;
; 107.404 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.637      ;
; 107.404 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.637      ;
; 107.406 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.635      ;
; 107.410 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.631      ;
; 107.414 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.627      ;
; 107.415 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.626      ;
; 107.430 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.610      ;
; 107.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.596      ;
; 107.470 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 3.569      ;
; 107.487 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.553      ;
; 107.523 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.517      ;
; 107.525 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.515      ;
; 107.525 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.515      ;
; 107.527 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.513      ;
; 107.529 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.511      ;
; 107.531 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.509      ;
; 107.535 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.505      ;
; 107.536 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.504      ;
; 107.614 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 3.426      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.706 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.718 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.733 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.841 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.109      ;
; 0.907 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.175      ;
; 1.037 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.052 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.053 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.057 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.068 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.336      ;
; 1.110 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.128 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.152 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.159 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.427      ;
; 1.174 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.174 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.175 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.443      ;
; 1.186 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.453      ;
; 1.191 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.459      ;
; 1.247 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.515      ;
; 1.268 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.535      ;
; 1.274 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.542      ;
; 1.280 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.283 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.300 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.567      ;
; 1.324 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.591      ;
; 1.369 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.637      ;
; 1.379 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.646      ;
; 1.390 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.657      ;
; 1.393 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.661      ;
; 1.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.664      ;
; 1.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.664      ;
; 1.396 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.664      ;
; 1.405 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.672      ;
; 1.412 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.680      ;
; 1.422 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.689      ;
; 1.430 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.697      ;
; 1.446 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.713      ;
; 1.482 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.750      ;
; 1.497 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.765      ;
; 1.501 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.768      ;
; 1.502 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.770      ;
; 1.505 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.773      ;
; 1.512 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.779      ;
; 1.516 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.784      ;
; 1.544 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.811      ;
; 1.550 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.819      ;
; 1.551 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.818      ;
; 1.552 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.819      ;
; 1.555 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.824      ;
; 1.593 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.860      ;
; 1.604 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.872      ;
; 1.616 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.883      ;
; 1.622 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.890      ;
; 1.623 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.890      ;
; 1.657 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.924      ;
; 1.666 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.934      ;
; 1.676 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.943      ;
; 1.688 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.957      ;
; 1.730 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.998      ;
; 1.731 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.999      ;
; 1.738 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.007      ;
; 1.745 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.013      ;
; 1.746 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.014      ;
; 1.746 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.014      ;
; 1.746 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.014      ;
; 1.746 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.015      ;
; 1.747 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.015      ;
; 1.747 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.015      ;
; 1.748 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.016      ;
; 1.750 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.019      ;
; 1.758 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.027      ;
; 1.761 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.029      ;
; 1.778 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.046      ;
; 1.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.052      ;
; 1.784 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.053      ;
; 1.801 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.070      ;
; 1.808 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.077      ;
; 1.811 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.079      ;
; 1.812 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.080      ;
; 1.813 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.082      ;
; 1.814 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.083      ;
; 1.816 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.084      ;
; 1.819 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.087      ;
; 1.820 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.088      ;
; 1.820 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.089      ;
; 1.822 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.090      ;
; 1.823 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.091      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.273  ; 55.489       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.274  ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.274  ; 55.490       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.433  ; 55.617       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.434  ; 55.618       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.520  ; 55.520       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.520  ; 55.520       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.543  ; 55.543       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.567  ; 55.567       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.589  ; 55.589       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.589  ; 55.589       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.511  ; 6.338  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 11.765 ; 11.533 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.965 ; 10.586 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.945 ; 10.566 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.127 ; 9.874  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.117 ; 9.864  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 10.637 ; 10.309 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 10.627 ; 10.299 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 11.765 ; 11.533 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 10.117 ; 9.864  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 10.965 ; 10.581 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.995  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.077  ; 8.016  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.042  ; 6.816  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 2.916  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.141 ; 4.893 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.497 ; 5.204 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 6.316 ; 5.901 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.296 ; 5.881 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.507 ; 5.214 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.497 ; 5.204 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.001 ; 5.635 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.991 ; 5.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.130 ; 6.858 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.497 ; 5.204 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.316 ; 5.896 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 2.537 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 5.201 ; 4.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.086 ; 4.788 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 2.461 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.464 ;    ;    ; 6.740 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 6.280 ;    ;    ; 6.548 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 101.109 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 55.353 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 101.109 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.944      ;
; 101.194 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.858      ;
; 101.195 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.857      ;
; 101.346 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.706      ;
; 101.431 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.622      ;
; 101.431 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.622      ;
; 101.449 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.604      ;
; 101.532 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.521      ;
; 101.561 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.491      ;
; 101.571 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.481      ;
; 101.591 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.462      ;
; 101.595 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.457      ;
; 101.657 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.395      ;
; 101.674 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.378      ;
; 101.679 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 9.374      ;
; 101.732 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.320      ;
; 101.778 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.274      ;
; 101.875 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.046     ; 9.177      ;
; 105.929 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 5.124      ;
; 106.488 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_pic:tft_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.045     ; 4.565      ;
; 109.082 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.980      ;
; 109.095 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.967      ;
; 109.103 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.959      ;
; 109.116 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.946      ;
; 109.134 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.929      ;
; 109.135 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.928      ;
; 109.135 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.928      ;
; 109.136 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.927      ;
; 109.139 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.924      ;
; 109.144 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.919      ;
; 109.145 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.918      ;
; 109.147 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.916      ;
; 109.148 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.915      ;
; 109.148 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.915      ;
; 109.149 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.914      ;
; 109.152 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.911      ;
; 109.157 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.906      ;
; 109.158 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.905      ;
; 109.186 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.876      ;
; 109.207 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.855      ;
; 109.225 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.837      ;
; 109.228 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.834      ;
; 109.238 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.825      ;
; 109.238 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.824      ;
; 109.239 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.824      ;
; 109.239 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.824      ;
; 109.240 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.823      ;
; 109.243 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.820      ;
; 109.248 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.815      ;
; 109.249 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.814      ;
; 109.249 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.813      ;
; 109.261 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.801      ;
; 109.280 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.783      ;
; 109.281 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.782      ;
; 109.281 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.782      ;
; 109.282 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.780      ;
; 109.282 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.781      ;
; 109.285 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.778      ;
; 109.290 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.773      ;
; 109.291 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.772      ;
; 109.313 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.750      ;
; 109.314 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.749      ;
; 109.314 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.749      ;
; 109.315 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.748      ;
; 109.318 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.745      ;
; 109.323 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.740      ;
; 109.324 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.739      ;
; 109.328 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.734      ;
; 109.329 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.733      ;
; 109.349 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.713      ;
; 109.371 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.691      ;
; 109.380 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.683      ;
; 109.381 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.682      ;
; 109.381 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.682      ;
; 109.382 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.681      ;
; 109.385 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.678      ;
; 109.387 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.675      ;
; 109.390 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.673      ;
; 109.391 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.672      ;
; 109.404 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.658      ;
; 109.408 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.654      ;
; 109.409 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 1.652      ;
; 109.430 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 1.631      ;
; 109.439 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.624      ;
; 109.440 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.623      ;
; 109.440 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.623      ;
; 109.441 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.622      ;
; 109.444 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.619      ;
; 109.449 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.614      ;
; 109.450 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.613      ;
; 109.461 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 1.600      ;
; 109.461 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.601      ;
; 109.462 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.600      ;
; 109.462 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.600      ;
; 109.463 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.599      ;
; 109.466 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.596      ;
; 109.471 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.591      ;
; 109.471 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.591      ;
; 109.472 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.590      ;
; 109.496 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 1.565      ;
+---------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.305 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.311 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.319 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.375 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.394 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.469 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.479 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.492 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.612      ;
; 0.496 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.617      ;
; 0.504 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.517 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.535 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.551 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.671      ;
; 0.561 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.583 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.603 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.606 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.608 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.614 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.734      ;
; 0.617 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.619 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.740      ;
; 0.629 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.749      ;
; 0.641 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.649 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.663 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.669 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.789      ;
; 0.671 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.791      ;
; 0.672 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.792      ;
; 0.674 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.794      ;
; 0.680 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.800      ;
; 0.683 ; tft_ctrl:tft_ctrl_inst|cnt_h[1] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.804      ;
; 0.683 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.684 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.691 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.812      ;
; 0.697 ; tft_ctrl:tft_ctrl_inst|cnt_h[6] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.817      ;
; 0.704 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.824      ;
; 0.707 ; tft_ctrl:tft_ctrl_inst|cnt_h[5] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.827      ;
; 0.709 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.829      ;
; 0.718 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.837      ;
; 0.721 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.725 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.845      ;
; 0.737 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.739 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.740 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.753 ; tft_ctrl:tft_ctrl_inst|cnt_h[4] ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.873      ;
; 0.771 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; tft_ctrl:tft_ctrl_inst|cnt_h[7] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.894      ;
; 0.776 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.895      ;
; 0.777 ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.897      ;
; 0.780 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.900      ;
; 0.781 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
; 0.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.904      ;
; 0.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.904      ;
; 0.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.904      ;
; 0.783 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.904      ;
; 0.784 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.905      ;
; 0.785 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.906      ;
; 0.785 ; tft_ctrl:tft_ctrl_inst|cnt_h[2] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.906      ;
; 0.786 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.906      ;
; 0.788 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.908      ;
; 0.789 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.790 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.910      ;
; 0.792 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.792 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.801 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.922      ;
; 0.811 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.931      ;
; 0.814 ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.935      ;
; 0.816 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.937      ;
; 0.816 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.937      ;
; 0.818 ; tft_ctrl:tft_ctrl_inst|cnt_h[9] ; tft_ctrl:tft_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.939      ;
; 0.821 ; tft_ctrl:tft_ctrl_inst|cnt_v[8] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.940      ;
; 0.827 ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.947      ;
; 0.829 ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.950      ;
; 0.829 ; tft_ctrl:tft_ctrl_inst|cnt_v[0] ; tft_ctrl:tft_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.950      ;
; 0.830 ; tft_ctrl:tft_ctrl_inst|cnt_v[4] ; tft_ctrl:tft_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.949      ;
; 0.831 ; tft_ctrl:tft_ctrl_inst|cnt_h[8] ; tft_ctrl:tft_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.952      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic:tft_pic_inst|pix_data[15]                                              ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 55.554  ; 55.554       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.554  ; 55.554       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.557  ; 55.557       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.557  ; 55.557       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[2]|clk                                                     ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[3]|clk                                                     ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[4]|clk                                                     ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[5]|clk                                                     ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[6]|clk                                                     ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[7]|clk                                                     ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[8]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[0]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[1]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[2]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[3]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[4]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[5]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[6]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[7]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[8]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_h[9]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[0]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[1]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl_inst|cnt_v[9]|clk                                                     ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_pic_inst|pix_data[15]|clk                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.089 ; 3.159 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.851 ; 6.051 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.122 ; 5.309 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.102 ; 5.289 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.759 ; 4.877 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 4.749 ; 4.867 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.005 ; 5.160 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 4.995 ; 5.150 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.851 ; 6.051 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 4.749 ; 4.867 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.133 ; 5.318 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.521 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 3.864 ; 3.865 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.368 ; 3.368 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.588 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.449 ; 2.479 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.566 ; 2.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.927 ; 3.160 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.907 ; 3.140 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.576 ; 2.741 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.566 ; 2.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.815 ; 3.017 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.805 ; 3.007 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.662 ; 3.908 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.566 ; 2.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.938 ; 3.168 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.290 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 2.415 ; 2.546 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.418 ; 2.452 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.355 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.794 ;    ;    ; 4.116 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.712 ;    ;    ; 4.039 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 88.686 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 88.686 ; 0.186 ; N/A      ; N/A     ; 55.273              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.976  ; 6.883  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 12.722 ; 12.637 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.716 ; 11.522 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.696 ; 11.502 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 10.881 ; 10.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 10.871 ; 10.706 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 11.399 ; 11.208 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 11.389 ; 11.198 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 12.722 ; 12.637 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 10.871 ; 10.706 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 11.734 ; 11.513 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 3.223  ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 8.720  ; 8.656  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.560  ; 7.392  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;        ; 3.179  ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.449 ; 2.479 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.566 ; 2.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.927 ; 3.160 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.907 ; 3.140 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 2.576 ; 2.741 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 2.566 ; 2.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 2.815 ; 3.017 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 2.805 ; 3.007 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.662 ; 3.908 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.566 ; 2.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 2.938 ; 3.168 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ; 1.290 ;       ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_de    ; sys_clk    ; 2.415 ; 2.546 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 2.418 ; 2.452 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tft_clk   ; sys_clk    ;       ; 1.355 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 7.222 ;    ;    ; 7.414 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; tft_bl      ; 3.712 ;    ;    ; 4.039 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_bl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_bl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; tft_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 425363   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 425363   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 210   ; 210  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 02 18:36:55 2022
Info: Command: quartus_sta tft_char -c tft_char
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tft_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 88.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    88.686               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    55.274               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 90.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    90.079               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    55.273               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 101.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   101.109               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    55.353               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Fri Dec 02 18:36:58 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


