;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 172, @211
	JMZ -7, @-20
	CMP @127, 104
	SLT 12, @13
	ADD 210, 30
	JMN 721, 112
	CMP -207, <-120
	JMZ -7, @-20
	ADD 30, 9
	SPL @-1, @-8
	SPL @-1, @-8
	SUB @121, 103
	SUB @127, 104
	SUB @-127, 100
	JMZ -7, @-20
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 103
	MOV -7, <729
	SUB #72, @201
	SPL 0, <402
	JMZ -7, @-20
	JMZ -7, @-20
	SUB @121, 103
	CMP @127, 104
	SUB <-1, <-20
	SPL 0, #2
	SUB @181, 103
	JMN @12, #200
	JMZ @-7, @20
	SUB @-127, 100
	SLT 30, 9
	ADD 10, 9
	MOV -7, <-29
	SPL 0, #2
	SPL <121, 103
	SUB @121, 130
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
