<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../code.css">
  </head>
  <body>
    third_party/tests/utd-sv/sparc_ifu_thrcmpl.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// ========== Copyright Header Begin ==========================================</span>
<a name="l-2"></a><span class="c1">// </span>
<a name="l-3"></a><span class="c1">// OpenSPARC T1 Processor File: sparc_ifu_thrcmpl.v</span>
<a name="l-4"></a><span class="c1">// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.</span>
<a name="l-5"></a><span class="c1">// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.</span>
<a name="l-6"></a><span class="c1">// </span>
<a name="l-7"></a><span class="c1">// The above named program is free software; you can redistribute it and/or</span>
<a name="l-8"></a><span class="c1">// modify it under the terms of the GNU General Public</span>
<a name="l-9"></a><span class="c1">// License version 2 as published by the Free Software Foundation.</span>
<a name="l-10"></a><span class="c1">// </span>
<a name="l-11"></a><span class="c1">// The above named program is distributed in the hope that it will be </span>
<a name="l-12"></a><span class="c1">// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l-13"></a><span class="c1">// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<a name="l-14"></a><span class="c1">// General Public License for more details.</span>
<a name="l-15"></a><span class="c1">// </span>
<a name="l-16"></a><span class="c1">// You should have received a copy of the GNU General Public</span>
<a name="l-17"></a><span class="c1">// License along with this work; if not, write to the Free Software</span>
<a name="l-18"></a><span class="c1">// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.</span>
<a name="l-19"></a><span class="c1">// </span>
<a name="l-20"></a><span class="c1">// ========== Copyright Header End ============================================</span>
<a name="l-21"></a><span class="c1">////////////////////////////////////////////////////////////////////////</span>
<a name="l-22"></a><span class="cm">/*</span>
<a name="l-23"></a><span class="cm">//  Module Name: sparc_ifu_thrcmpl</span>
<a name="l-24"></a><span class="cm">//  Description:	</span>
<a name="l-25"></a><span class="cm">//  The thread completion block processes the completion signals fomr</span>
<a name="l-26"></a><span class="cm">//  the different cpu blocks and generates a unified completion</span>
<a name="l-27"></a><span class="cm">//  signal. </span>
<a name="l-28"></a><span class="cm">*/</span>
<a name="l-29"></a>
<a name="l-30"></a><span class="k">module</span> <span class="n">sparc_ifu_thrcmpl</span><span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<a name="l-31"></a>   <span class="c1">// Outputs</span>
<a name="l-32"></a>   <span class="n">completion</span><span class="p">,</span> <span class="n">wm_imiss</span><span class="p">,</span> <span class="n">wm_other</span><span class="p">,</span> 
<a name="l-33"></a>   <span class="c1">// Inputs</span>
<a name="l-34"></a>   <span class="n">clk</span><span class="p">,</span> <span class="n">se</span><span class="p">,</span> <span class="n">si</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">fcl_ifq_icmiss_s1</span><span class="p">,</span> <span class="n">erb_dtu_ifeterr_d1</span><span class="p">,</span> 
<a name="l-35"></a>   <span class="n">sw_cond_s</span><span class="p">,</span> <span class="n">en_spec_g</span><span class="p">,</span> <span class="n">atr_s</span><span class="p">,</span> <span class="n">dtu_fcl_thr_active</span><span class="p">,</span> <span class="n">ifq_dtu_thrrdy</span><span class="p">,</span> 
<a name="l-36"></a>   <span class="n">ifq_dtu_pred_rdy</span><span class="p">,</span> <span class="n">exu_lop_done</span><span class="p">,</span> <span class="n">branch_done_d</span><span class="p">,</span> <span class="n">fixedop_done</span><span class="p">,</span> 
<a name="l-37"></a>   <span class="n">ldmiss</span><span class="p">,</span> <span class="n">spec_ld_d</span><span class="p">,</span> <span class="n">trap</span><span class="p">,</span> <span class="n">retr_thr_wakeup</span><span class="p">,</span> <span class="n">flush_wake_w2</span><span class="p">,</span> 
<a name="l-38"></a>   <span class="n">ldhit_thr</span><span class="p">,</span> <span class="n">spec_ld_g</span><span class="p">,</span> <span class="n">clear_wmo_e</span><span class="p">,</span> <span class="n">wm_stbwait</span><span class="p">,</span> <span class="n">stb_retry</span><span class="p">,</span> 
<a name="l-39"></a>   <span class="n">rst_thread</span><span class="p">,</span> <span class="n">trap_thrrdy</span><span class="p">,</span> <span class="n">thr_s2</span><span class="p">,</span> <span class="n">thr_e</span><span class="p">,</span> <span class="n">thr_s1</span><span class="p">,</span> <span class="n">fp_thrrdy</span><span class="p">,</span> 
<a name="l-40"></a>   <span class="n">lsu_ifu_ldst_cmplt</span><span class="p">,</span> <span class="n">sta_done_e</span><span class="p">,</span> <span class="n">killed_inst_done_e</span>
<a name="l-41"></a>   <span class="p">);</span>
<a name="l-42"></a>
<a name="l-43"></a>   <span class="k">input</span>     <span class="n">clk</span><span class="p">,</span> <span class="n">se</span><span class="p">,</span> <span class="n">si</span><span class="p">,</span> <span class="n">reset</span><span class="p">;</span>
<a name="l-44"></a>
<a name="l-45"></a>   <span class="k">input</span>     <span class="n">fcl_ifq_icmiss_s1</span><span class="p">;</span>
<a name="l-46"></a>   <span class="k">input</span>     <span class="n">erb_dtu_ifeterr_d1</span><span class="p">;</span>
<a name="l-47"></a>   
<a name="l-48"></a>   <span class="k">input</span>     <span class="n">sw_cond_s</span><span class="p">;</span>
<a name="l-49"></a>   <span class="k">input</span>     <span class="n">en_spec_g</span><span class="p">;</span>
<a name="l-50"></a>   <span class="k">input</span>     <span class="n">atr_s</span><span class="p">;</span>
<a name="l-51"></a>
<a name="l-52"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dtu_fcl_thr_active</span><span class="p">;</span>
<a name="l-53"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ifq_dtu_thrrdy</span><span class="p">,</span>         <span class="c1">// I$ miss completion</span>
<a name="l-54"></a>               <span class="n">ifq_dtu_pred_rdy</span><span class="p">,</span>
<a name="l-55"></a>		           <span class="n">exu_lop_done</span><span class="p">,</span>  <span class="c1">// mul, div, wrpr, sav, rest</span>
<a name="l-56"></a>               <span class="n">branch_done_d</span><span class="p">,</span>
<a name="l-57"></a>		           <span class="n">fixedop_done</span><span class="p">;</span>           <span class="c1">// br, rdsr, wrs/pr, </span>
<a name="l-58"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ldmiss</span><span class="p">,</span>
<a name="l-59"></a>		           <span class="n">spec_ld_d</span><span class="p">,</span>
<a name="l-60"></a>		           <span class="n">trap</span><span class="p">,</span>
<a name="l-61"></a>		           <span class="n">retr_thr_wakeup</span><span class="p">,</span>
<a name="l-62"></a>		           <span class="n">flush_wake_w2</span><span class="p">,</span>
<a name="l-63"></a>		           <span class="n">ldhit_thr</span><span class="p">,</span>
<a name="l-64"></a>		           <span class="n">spec_ld_g</span><span class="p">;</span>
<a name="l-65"></a>
<a name="l-66"></a>   <span class="k">input</span>       <span class="n">clear_wmo_e</span><span class="p">;</span>
<a name="l-67"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wm_stbwait</span><span class="p">,</span>
<a name="l-68"></a>               <span class="n">stb_retry</span><span class="p">;</span>
<a name="l-69"></a>
<a name="l-70"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rst_thread</span><span class="p">,</span>
<a name="l-71"></a>		           <span class="n">trap_thrrdy</span><span class="p">;</span>
<a name="l-72"></a>
<a name="l-73"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">thr_s2</span><span class="p">,</span>
<a name="l-74"></a>		           <span class="n">thr_e</span><span class="p">,</span>
<a name="l-75"></a>		           <span class="n">thr_s1</span><span class="p">;</span>
<a name="l-76"></a>   
<a name="l-77"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fp_thrrdy</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lsu_ifu_ldst_cmplt</span><span class="p">;</span>	   <span class="c1">// sta local, ld and atomic done</span>
<a name="l-80"></a>   
<a name="l-81"></a>   <span class="k">input</span>       <span class="n">sta_done_e</span><span class="p">,</span>
<a name="l-82"></a>		           <span class="n">killed_inst_done_e</span><span class="p">;</span>        <span class="c1">// long lat op was killed</span>
<a name="l-83"></a>   
<a name="l-84"></a>   <span class="c1">// .. Other completion signals needed</span>
<a name="l-85"></a>   <span class="c1">// 1. STA completion from LSU -- real mem done 10/03, local TBD</span>
<a name="l-86"></a>   <span class="c1">// 2. Atomic completion  -- done</span>
<a name="l-87"></a>   <span class="c1">// 3. membar completion (lsu) -- done</span>
<a name="l-88"></a>   <span class="c1">// 4. flush completion (lsu)</span>
<a name="l-89"></a>   <span class="c1">// 5. FP op completion (ffu)</span>
<a name="l-90"></a>   <span class="c1">// </span>
<a name="l-91"></a>
<a name="l-92"></a>   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">completion</span><span class="p">;</span>
<a name="l-93"></a>   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wm_imiss</span><span class="p">;</span>
<a name="l-94"></a>   <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wm_other</span><span class="p">;</span>
<a name="l-95"></a>
<a name="l-96"></a>   <span class="c1">// local signals</span>
<a name="l-97"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">wm_imiss</span><span class="p">,</span>
<a name="l-98"></a>		            <span class="n">wm_other</span><span class="p">,</span>
<a name="l-99"></a>		            <span class="n">wmi_nxt</span><span class="p">,</span>
<a name="l-100"></a>		            <span class="n">wmo_nxt</span><span class="p">;</span>
<a name="l-101"></a>
<a name="l-102"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">clr_wmo_thr_e</span><span class="p">;</span>
<a name="l-103"></a>   
<a name="l-104"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ldst_thrrdy</span><span class="p">,</span>
<a name="l-105"></a>		            <span class="n">ld_thrrdy</span><span class="p">,</span>
<a name="l-106"></a>		            <span class="n">sta_thrrdy</span><span class="p">,</span>
<a name="l-107"></a>		            <span class="n">killed_thrrdy</span><span class="p">,</span>
<a name="l-108"></a>		            <span class="n">fp_thrrdy</span><span class="p">,</span>
<a name="l-109"></a>                <span class="n">pred_ifq_rdy</span><span class="p">,</span>
<a name="l-110"></a>                <span class="n">imiss_thrrdy</span><span class="p">,</span>
<a name="l-111"></a>		            <span class="n">other_thrrdy</span><span class="p">;</span>
<a name="l-112"></a>   <span class="c1">//   wire [3:0] 	can_imiss;</span>
<a name="l-113"></a>   
<a name="l-114"></a>   <span class="c1">//---------------------------------------------------------------------- </span>
<a name="l-115"></a>   <span class="c1">// Code begins here</span>
<a name="l-116"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-117"></a>   
<a name="l-118"></a>   <span class="c1">// Thread completion</span>
<a name="l-119"></a>   <span class="c1">// Since an imiss can overlap with anything else, have to make sure</span>
<a name="l-120"></a>   <span class="c1">// the imiss condition has been cleared.</span>
<a name="l-121"></a>   <span class="c1">// Imiss itself has to make sure ALL OTHER conditions have been</span>
<a name="l-122"></a>   <span class="c1">// cleared.  In this code, I am not checking for branches being</span>
<a name="l-123"></a>   <span class="c1">// cleared, since Imiss is assumed to take much longer than a branch.</span>
<a name="l-124"></a>   <span class="c1">// -- may not be a valid assumption, since milhits could be faster</span>
<a name="l-125"></a>
<a name="l-126"></a><span class="c1">//   assign  can_imiss = fcl_ifq_canthr;</span>
<a name="l-127"></a>                        <span class="c1">// &amp; (wm_imiss | ({4{fcl_ifq_icmiss_s1}} &amp; thr_s1));</span>
<a name="l-128"></a>   
<a name="l-129"></a>   <span class="n">dffr_s</span> <span class="p">#(</span><span class="mh">4</span><span class="p">)</span> <span class="n">wmi_ff</span><span class="p">(.</span><span class="n">din</span> <span class="p">(</span><span class="n">wmi_nxt</span><span class="p">),</span>
<a name="l-130"></a>		              <span class="p">.</span><span class="n">clk</span> <span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<a name="l-131"></a>		              <span class="p">.</span><span class="n">q</span>   <span class="p">(</span><span class="n">wm_imiss</span><span class="p">),</span>
<a name="l-132"></a>		              <span class="p">.</span><span class="n">rst</span> <span class="p">(</span><span class="n">reset</span><span class="p">),</span>
<a name="l-133"></a>		              <span class="p">.</span><span class="n">se</span>  <span class="p">(</span><span class="n">se</span><span class="p">),</span> <span class="p">.</span><span class="n">si</span><span class="p">(),</span> <span class="p">.</span><span class="n">so</span><span class="p">());</span>
<a name="l-134"></a>
<a name="l-135"></a>   <span class="n">dffr_s</span> <span class="p">#(</span><span class="mh">4</span><span class="p">)</span> <span class="n">wmo_ff</span><span class="p">(.</span><span class="n">din</span> <span class="p">(</span><span class="n">wmo_nxt</span><span class="p">),</span>
<a name="l-136"></a>		              <span class="p">.</span><span class="n">clk</span> <span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<a name="l-137"></a>		              <span class="p">.</span><span class="n">q</span>   <span class="p">(</span><span class="n">wm_other</span><span class="p">),</span>
<a name="l-138"></a>		              <span class="p">.</span><span class="n">rst</span> <span class="p">(</span><span class="n">reset</span><span class="p">),</span>
<a name="l-139"></a>		              <span class="p">.</span><span class="n">se</span>  <span class="p">(</span><span class="n">se</span><span class="p">),</span> <span class="p">.</span><span class="n">si</span><span class="p">(),</span> <span class="p">.</span><span class="n">so</span><span class="p">());</span>
<a name="l-140"></a>
<a name="l-141"></a>   <span class="k">assign</span>  <span class="n">wmi_nxt</span> <span class="o">=</span> <span class="p">({</span><span class="mh">4</span><span class="p">{</span><span class="n">fcl_ifq_icmiss_s1</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">thr_s1</span><span class="p">)</span> <span class="o">|</span> <span class="c1">// set</span>
<a name="l-142"></a>		                   <span class="p">({</span><span class="mh">4</span><span class="p">{</span><span class="n">erb_dtu_ifeterr_d1</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">thr_e</span><span class="p">)</span> <span class="o">|</span>
<a name="l-143"></a>			                   <span class="p">(</span><span class="n">wm_imiss</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">imiss_thrrdy</span><span class="p">);</span>    <span class="c1">// reset</span>
<a name="l-144"></a>
<a name="l-145"></a>   <span class="c1">// clear wm_other when we have a retracted store</span>
<a name="l-146"></a>   <span class="k">assign</span>  <span class="n">clr_wmo_thr_e</span> <span class="o">=</span> <span class="p">{</span><span class="mh">4</span><span class="p">{</span><span class="n">clear_wmo_e</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">thr_e</span><span class="p">;</span>
<a name="l-147"></a>
<a name="l-148"></a>   <span class="k">assign</span>  <span class="n">wmo_nxt</span> <span class="o">=</span> <span class="p">(({</span><span class="mh">4</span><span class="p">{</span><span class="n">sw_cond_s</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">thr_s2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">clr_wmo_thr_e</span><span class="p">)</span> <span class="o">|</span> 
<a name="l-149"></a>		                  <span class="n">trap</span> <span class="o">|</span> <span class="n">ldmiss</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dtu_fcl_thr_active</span> <span class="o">|</span> 
<a name="l-150"></a>                      <span class="n">rst_thread</span> <span class="o">|</span>  <span class="c1">// set</span>
<a name="l-151"></a>		                  <span class="n">wm_other</span> <span class="o">&amp;</span> <span class="n">dtu_fcl_thr_active</span> <span class="o">&amp;</span>
<a name="l-152"></a>		                  <span class="o">~</span><span class="p">(</span><span class="n">other_thrrdy</span> <span class="o">|</span> <span class="n">spec_ld_d</span> <span class="o">|</span> <span class="n">clr_wmo_thr_e</span><span class="p">);</span> <span class="c1">// reset</span>
<a name="l-153"></a>
<a name="l-154"></a>   <span class="c1">// A load hit signal is always for the load which is being filled</span>
<a name="l-155"></a>   <span class="c1">// to the RF.  If speculation is enabled, the load would have</span>
<a name="l-156"></a>   <span class="c1">// completed even before the hit signal.  So need to suppress the</span>
<a name="l-157"></a>   <span class="c1">// completions signal.</span>
<a name="l-158"></a>
<a name="l-159"></a>   <span class="c1">// load miss, st buf hit, ld/st alternate completion</span>
<a name="l-160"></a>   <span class="k">assign</span> <span class="n">ldst_thrrdy</span> <span class="o">=</span> <span class="n">lsu_ifu_ldst_cmplt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">spec_ld_g</span><span class="p">;</span>   
<a name="l-161"></a>   <span class="k">assign</span> <span class="n">ld_thrrdy</span> <span class="o">=</span> <span class="n">ldhit_thr</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4</span><span class="p">{</span><span class="o">~</span><span class="n">en_spec_g</span><span class="p">}};</span>
<a name="l-162"></a>   <span class="k">assign</span> <span class="n">sta_thrrdy</span> <span class="o">=</span> <span class="n">thr_e</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4</span><span class="p">{</span><span class="n">sta_done_e</span><span class="p">}};</span>
<a name="l-163"></a>   <span class="k">assign</span> <span class="n">killed_thrrdy</span> <span class="o">=</span> <span class="n">thr_e</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4</span><span class="p">{</span><span class="n">killed_inst_done_e</span><span class="p">}};</span>
<a name="l-164"></a>
<a name="l-165"></a>   <span class="c1">// everthing else</span>
<a name="l-166"></a>   <span class="k">assign</span> <span class="n">other_thrrdy</span> <span class="o">=</span> <span class="p">(</span><span class="n">ldst_thrrdy</span>     <span class="o">|</span>     <span class="c1">// ld, sta local, atomic</span>
<a name="l-167"></a>                          <span class="n">branch_done_d</span>   <span class="o">|</span>     <span class="c1">// br</span>
<a name="l-168"></a>	                        <span class="n">ld_thrrdy</span>       <span class="o">|</span>     <span class="c1">// load hit without spec</span>
<a name="l-169"></a>	                        <span class="n">exu_lop_done</span>    <span class="o">|</span>     <span class="c1">// mul, div, win mgmt</span>
<a name="l-170"></a>	                        <span class="n">fixedop_done</span>    <span class="o">|</span>     <span class="c1">// rdsr, wrspr</span>
<a name="l-171"></a>	                        <span class="n">killed_thrrdy</span>   <span class="o">|</span>     <span class="c1">// ll op was anulled</span>
<a name="l-172"></a>    	                    <span class="n">retr_thr_wakeup</span> <span class="o">|</span>     <span class="c1">// retract cond compl</span>
<a name="l-173"></a>	                        <span class="n">flush_wake_w2</span>   <span class="o">|</span>     <span class="c1">// wake up after ecc </span>
<a name="l-174"></a>	                        <span class="n">fp_thrrdy</span>       <span class="o">|</span>     <span class="c1">// fp completion</span>
<a name="l-175"></a>	                        <span class="n">sta_thrrdy</span>      <span class="o">|</span>     <span class="c1">// sta to real memory</span>
<a name="l-176"></a>                	        <span class="n">trap_thrrdy</span><span class="p">);</span>         <span class="c1">// trap</span>
<a name="l-177"></a>
<a name="l-178"></a>   <span class="c1">// Imiss predicted ready</span>
<a name="l-179"></a>   <span class="k">assign</span> <span class="n">pred_ifq_rdy</span> <span class="o">=</span> <span class="n">ifq_dtu_pred_rdy</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4</span><span class="p">{</span><span class="o">~</span><span class="n">atr_s</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dtu_fcl_thr_active</span><span class="p">;</span>
<a name="l-180"></a>   <span class="k">assign</span> <span class="n">imiss_thrrdy</span> <span class="o">=</span> <span class="n">pred_ifq_rdy</span> <span class="o">|</span> <span class="n">ifq_dtu_thrrdy</span><span class="p">;</span>
<a name="l-181"></a>   
<a name="l-182"></a><span class="c1">//   assign completion = imiss_thrrdy &amp; (~(wm_other | wm_stbwait) |</span>
<a name="l-183"></a><span class="c1">//					                               other_thrrdy) |       //see C1</span>
<a name="l-184"></a><span class="c1">//		                   other_thrrdy &amp; (~(wm_imiss | wmi_nxt));</span>
<a name="l-185"></a>
<a name="l-186"></a><span class="c1">//   assign completion = (imiss_thrrdy &amp; ~(wm_other | wm_stbwait) |</span>
<a name="l-187"></a><span class="c1">//		                    other_thrrdy &amp; ~(wm_stbwait | wm_imiss) |</span>
<a name="l-188"></a><span class="c1">//                        stb_retry &amp; ~(wm_other | wm_imiss) |</span>
<a name="l-189"></a><span class="c1">//                        imiss_thrrdy &amp; other_thrrdy &amp; ~wm_stbwait |</span>
<a name="l-190"></a><span class="c1">//                        imiss_thrrdy &amp; stb_retry &amp; ~wm_other |</span>
<a name="l-191"></a><span class="c1">//                        stb_retry &amp; other_thrrdy &amp; ~wm_imiss);</span>
<a name="l-192"></a>
<a name="l-193"></a>   <span class="k">assign</span> <span class="n">completion</span> <span class="o">=</span> <span class="p">((</span><span class="n">imiss_thrrdy</span> <span class="o">|</span> <span class="o">~</span><span class="n">wm_imiss</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-194"></a>                        <span class="p">(</span><span class="n">other_thrrdy</span> <span class="o">|</span> <span class="o">~</span><span class="n">wm_other</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-195"></a>                        <span class="p">(</span><span class="n">stb_retry</span> <span class="o">|</span> <span class="o">~</span><span class="n">wm_stbwait</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-196"></a>                        <span class="p">(</span><span class="n">wm_imiss</span> <span class="o">|</span> <span class="n">wm_other</span> <span class="o">|</span> <span class="n">wm_stbwait</span><span class="p">));</span>
<a name="l-197"></a>
<a name="l-198"></a>   <span class="c1">// C1: should we do ~(wm_other | wmo_nxt)??</span>
<a name="l-199"></a>   <span class="c1">// When an imiss is pending, we cannot be doing another fetch, so I</span>
<a name="l-200"></a>   <span class="c1">// don&#39;t think so.  It seems nice and symmetric to put it in</span>
<a name="l-201"></a>   <span class="c1">// though, unfortunately this results in a timing problem on swc_s </span>
<a name="l-202"></a>   <span class="c1">// and trap</span>
<a name="l-203"></a>   
<a name="l-204"></a><span class="k">endmodule</span> <span class="c1">// sparc_ifu_thrcmpl</span>
</pre></div>
</td></tr></table>
  </body>
</html>