(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (=> (bvuge #xd1465ed1  #x5bc9ae7f ) (not bool_4)) (bvslt (bvashr #x42113556  bv_4) (bvurem #x6102e217  #xd9dd9f05 ))))
(assert (and (bvsge (bvsdiv bv_3 bv_0) (bvor bv_1 bv_1)) (and (bvuge bv_3 #x3baa360a ) (bvugt #xe35f5c03  bv_4))))
(assert (bvslt (bvsrem (bvudiv #xb0eb6b12  #x604cb772 ) (bvor bv_1 #x159f6d59 )) (bvsmod (bvsub bv_0 #x2414b081 ) (bvshl #x6f2acc51  #x0a3ac910 ))))
(assert (bvugt (bvsmod (bvxnor #x9a4dae40  bv_2) (bvurem bv_1 #xfdb1f717 )) (bvsub (bvlshr bv_2 bv_3) (bvmul bv_1 bv_0))))
(assert (bvuge (bvudiv (bvxor #x7225f507  #x267814ae ) (bvsub bv_2 #x23e29357 )) (bvnand (bvsdiv bv_3 bv_1) (bvsmod #xd69bc23a  #x6a6dc97f ))))
(check-sat)
(exit)
