s1(12Sep2022:18:12:09):  irun /home/YuChengWang/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/P76111602/./src+/home/YuChengWang/P76111602/./include+/home/YuChengWang/P76111602/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/YuChengWang/P76111602/./sim/prog0 +rdcycle=1 
s2(12Sep2022:20:14:35):  irun /home/YuChengWang/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/P76111602/./src+/home/YuChengWang/P76111602/./include+/home/YuChengWang/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit+prog_path=/home/YuChengWang/P76111602/./sim/prog0 +rdcycle=1 
s3(12Sep2022:20:18:19):  irun /home/YuChengWang/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/P76111602/./src+/home/YuChengWang/P76111602/./include+/home/YuChengWang/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/YuChengWang/P76111602/./sim/prog0 +rdcycle=1 +nc64bit 
s4(12Sep2022:20:20:44):  irun /home/YuChengWang/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/P76111602/./src+/home/YuChengWang/P76111602/./include+/home/YuChengWang/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/P76111602/./sim/prog0 +rdcycle=1 
s5(12Sep2022:20:22:46):  irun /home/YuChengWang/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/P76111602/./src+/home/YuChengWang/P76111602/./include+/home/YuChengWang/P76111602/./sim +define+prog1+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/P76111602/./sim/prog1 
s6(12Sep2022:20:22:51):  irun /home/YuChengWang/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/P76111602/./src+/home/YuChengWang/P76111602/./include+/home/YuChengWang/P76111602/./sim +define+prog4+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/P76111602/./sim/prog4 +rdcycle=1 
s7(14Sep2022:20:53:56):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
s8(14Sep2022:20:54:22):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
s9(14Sep2022:20:54:53):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog4+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog4 +rdcycle=1 
s10(14Sep2022:20:55:54):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog4+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog4 +rdcycle=1 
s11(14Sep2022:20:56:17):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog4+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog4 +rdcycle=1 
s12(16Sep2022:10:04:47):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s13(16Sep2022:10:22:56):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s14(16Sep2022:10:24:33):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s15(16Sep2022:10:25:05):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s16(16Sep2022:10:26:11):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s17(16Sep2022:10:30:20):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s18(16Sep2022:10:30:53):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s19(16Sep2022:10:31:11):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s20(16Sep2022:10:43:02):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s21(16Sep2022:10:50:38):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s22(16Sep2022:10:50:48):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s23(16Sep2022:10:50:56):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog4 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog4 +rdcycle=1 
s24(16Sep2022:10:51:49):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s25(16Sep2022:16:10:16):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s26(16Sep2022:16:10:21):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s27(16Sep2022:16:57:35):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s28(16Sep2022:17:02:30):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s29(16Sep2022:17:06:57):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s30(16Sep2022:17:32:47):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s31(16Sep2022:17:43:32):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s32(16Sep2022:17:49:27):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s33(16Sep2022:17:49:54):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s34(16Sep2022:17:59:16):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s35(16Sep2022:17:59:54):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s36(16Sep2022:18:00:53):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s37(16Sep2022:18:37:45):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s38(16Sep2022:18:38:11):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s39(16Sep2022:18:38:32):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s40(16Sep2022:18:51:22):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s41(16Sep2022:18:51:34):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s42(16Sep2022:19:05:03):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s43(16Sep2022:19:12:19):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s44(16Sep2022:19:13:43):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s45(16Sep2022:19:14:33):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s46(16Sep2022:19:18:10):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s47(16Sep2022:19:31:10):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s48(16Sep2022:19:32:31):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s49(16Sep2022:19:32:39):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s50(16Sep2022:19:34:28):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s51(17Sep2022:13:32:10):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s52(17Sep2022:13:32:39):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s53(17Sep2022:13:33:13):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s54(17Sep2022:13:56:13):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s55(17Sep2022:13:56:26):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s56(17Sep2022:13:57:15):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s57(17Sep2022:13:57:43):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s58(17Sep2022:13:57:57):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s59(17Sep2022:13:58:45):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s60(17Sep2022:13:59:05):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s61(17Sep2022:14:25:08):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s62(17Sep2022:14:25:24):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s63(17Sep2022:15:34:22):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s64(17Sep2022:15:48:51):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s65(17Sep2022:15:49:19):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s66(17Sep2022:15:49:29):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s67(17Sep2022:15:52:42):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s68(17Sep2022:15:53:23):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s69(17Sep2022:15:57:14):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s70(17Sep2022:16:10:19):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s71(17Sep2022:16:19:41):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s72(17Sep2022:16:33:51):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s73(17Sep2022:16:45:57):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s74(17Sep2022:16:46:21):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s75(17Sep2022:16:47:45):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s76(17Sep2022:16:50:21):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s77(17Sep2022:16:51:20):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s78(17Sep2022:16:51:48):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s79(17Sep2022:16:52:48):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s80(17Sep2022:17:13:27):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s81(17Sep2022:17:13:41):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s82(17Sep2022:17:15:18):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s83(17Sep2022:17:15:48):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s84(17Sep2022:17:19:52):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv -sdf_file /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn/top_syn.sdf +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./syn+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+SYN+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s85(20Sep2022:16:41:27):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog4 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog4 +rdcycle=1 
s86(20Sep2022:16:41:33):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s87(22Sep2022:18:03:58):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog0 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog0 +rdcycle=1 
s88(22Sep2022:18:05:03):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s89(22Sep2022:18:05:05):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s90(22Sep2022:18:06:11):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog1 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog1 
s91(22Sep2022:18:06:13):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog2 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog2 
s92(22Sep2022:18:06:16):  irun /home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim +define+prog3 -define CYCLE=20.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/YuChengWang/VLSI-System-Design/HW1/P76111602/./sim/prog3 
