#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c3761c8f80 .scope module, "UART_RX" "UART_RX" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "P_DATA";
    .port_info 7 /OUTPUT 1 "data_valid";
o000001c3761cd5b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c3762206d0_0 .net "CLK", 0 0, o000001c3761cd5b8;  0 drivers
o000001c3761cd648 .functor BUFZ 1, C4<z>; HiZ drive
v000001c37621f7d0_0 .net "PAR_EN", 0 0, o000001c3761cd648;  0 drivers
o000001c3761ce188 .functor BUFZ 1, C4<z>; HiZ drive
v000001c376220d10_0 .net "PAR_TYP", 0 0, o000001c3761ce188;  0 drivers
v000001c37621fa50_0 .net "P_DATA", 7 0, v000001c376220db0_0;  1 drivers
o000001c3761cd678 .functor BUFZ 1, C4<z>; HiZ drive
v000001c37621faf0_0 .net "RST", 0 0, o000001c3761cd678;  0 drivers
o000001c3761cd6a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c37621fb90_0 .net "RX_IN", 0 0, o000001c3761cd6a8;  0 drivers
v000001c376220770_0 .net "bit_cnt_internal", 3 0, v000001c37621f870_0;  1 drivers
v000001c3762208b0_0 .net "data_sample_enable_internal", 0 0, v000001c376194300_0;  1 drivers
v000001c376220950_0 .net "data_valid", 0 0, v000001c376193680_0;  1 drivers
v000001c376222f30_0 .net "deserializer_enable_internal", 0 0, v000001c3761935e0_0;  1 drivers
v000001c376223610_0 .net "edge_cnt_counter_internal", 5 0, v000001c376220810_0;  1 drivers
v000001c376223f70_0 .net "enable_internal", 0 0, v000001c3761943a0_0;  1 drivers
o000001c3761ce218 .functor BUFZ 1, C4<z>; HiZ drive
v000001c3762245b0_0 .net "parity_checker_enable", 0 0, o000001c3761ce218;  0 drivers
v000001c3762246f0_0 .net "parity_checker_enable_internal", 0 0, v000001c376193cc0_0;  1 drivers
v000001c376224a10_0 .net "parity_error_internal", 0 0, v000001c376220450_0;  1 drivers
o000001c3761cd858 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000001c3762243d0_0 .net "prescale", 5 0, o000001c3761cd858;  0 drivers
v000001c376222fd0_0 .net "reset_counters_internal", 0 0, v000001c3761939a0_0;  1 drivers
v000001c376223c50_0 .net "sampled_bit_internal", 0 0, v000001c37621ef10_0;  1 drivers
v000001c3762240b0_0 .net "start_checker_enable_internal", 0 0, v000001c376193b80_0;  1 drivers
v000001c376224510_0 .net "start_glitch_internal", 0 0, v000001c3762204f0_0;  1 drivers
v000001c376224bf0_0 .net "stop_checker_enable_internal", 0 0, v000001c376193ae0_0;  1 drivers
v000001c376224790_0 .net "stop_error_internal", 0 0, v000001c37621fd70_0;  1 drivers
S_000001c3761abeb0 .scope module, "FSM1" "FSM" 2 99, 3 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_000001c3761ac040 .param/l "Data_bits" 1 3 32, C4<000100>;
P_000001c3761ac078 .param/l "Data_valid" 1 3 35, C4<100000>;
P_000001c3761ac0b0 .param/l "Idle" 1 3 30, C4<000001>;
P_000001c3761ac0e8 .param/l "Parity_bit_check" 1 3 33, C4<001000>;
P_000001c3761ac120 .param/l "Start_bit_check" 1 3 31, C4<000010>;
P_000001c3761ac158 .param/l "Stop_bit_check" 1 3 34, C4<010000>;
v000001c376194120_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c3761941c0_0 .var "Current_state", 5 0;
v000001c376193ea0_0 .var "Next_state", 5 0;
v000001c376193540_0 .net "PAR_EN", 0 0, o000001c3761cd648;  alias, 0 drivers
v000001c376194260_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c376193720_0 .net "RX_IN", 0 0, o000001c3761cd6a8;  alias, 0 drivers
v000001c376193fe0_0 .net "bit_cnt", 3 0, v000001c37621f870_0;  alias, 1 drivers
v000001c376194300_0 .var "data_sample_enable", 0 0;
v000001c376193680_0 .var "data_valid", 0 0;
v000001c3761935e0_0 .var "deserializer_enable", 0 0;
v000001c376193c20_0 .net "edge_cnt", 5 0, v000001c376220810_0;  alias, 1 drivers
v000001c3761943a0_0 .var "enable", 0 0;
v000001c376193cc0_0 .var "parity_checker_enable", 0 0;
v000001c376193860_0 .net "parity_error", 0 0, v000001c376220450_0;  alias, 1 drivers
v000001c376193900_0 .net "prescale", 5 0, o000001c3761cd858;  alias, 0 drivers
v000001c3761939a0_0 .var "reset_counters", 0 0;
v000001c376193b80_0 .var "start_checker_enable", 0 0;
v000001c376193a40_0 .net "start_glitch", 0 0, v000001c3762204f0_0;  alias, 1 drivers
v000001c376193ae0_0 .var "stop_checker_enable", 0 0;
v000001c376193d60_0 .net "stop_error", 0 0, v000001c37621fd70_0;  alias, 1 drivers
E_000001c37618c0c0 .event anyedge, v000001c3761941c0_0;
E_000001c37618bb80/0 .event anyedge, v000001c3761941c0_0, v000001c376193720_0, v000001c376193c20_0, v000001c376193900_0;
E_000001c37618bb80/1 .event anyedge, v000001c376193a40_0, v000001c376193fe0_0, v000001c376193540_0, v000001c376193860_0;
E_000001c37618bb80/2 .event anyedge, v000001c376193d60_0;
E_000001c37618bb80 .event/or E_000001c37618bb80/0, E_000001c37618bb80/1, E_000001c37618bb80/2;
E_000001c37618c180/0 .event negedge, v000001c376194260_0;
E_000001c37618c180/1 .event posedge, v000001c376194120_0;
E_000001c37618c180 .event/or E_000001c37618c180/0, E_000001c37618c180/1;
S_000001c3761ac1a0 .scope module, "d" "deserializer" 2 60, 4 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
v000001c3761937c0_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c376220db0_0 .var "P_DATA", 7 0;
v000001c37621fc30_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c37621efb0_0 .net "bit_cnt", 3 0, v000001c37621f870_0;  alias, 1 drivers
v000001c3762209f0_0 .net "deserializer_enable", 0 0, v000001c3761935e0_0;  alias, 1 drivers
v000001c37621f410_0 .net "sampled_bit", 0 0, v000001c37621ef10_0;  alias, 1 drivers
S_000001c37619bfa0 .scope module, "ds" "data_sampling" 2 49, 5 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v000001c376220270_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c37621f2d0_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c37621f730_0 .net "RX_IN", 0 0, o000001c3761cd6a8;  alias, 0 drivers
v000001c37621feb0_0 .net "data_sample_enable", 0 0, v000001c376194300_0;  alias, 1 drivers
v000001c376220130_0 .net "edge_cnt", 5 0, v000001c376220810_0;  alias, 1 drivers
v000001c37621ff50_0 .net "prescale", 5 0, o000001c3761cd858;  alias, 0 drivers
v000001c3762203b0_0 .var "sample1", 0 0;
v000001c37621f9b0_0 .var "sample2", 0 0;
v000001c37621f910_0 .var "sample3", 0 0;
v000001c37621ef10_0 .var "sampled_bit", 0 0;
S_000001c37619c130 .scope module, "ebc" "edge_bit_counter" 2 38, 6 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v000001c376220090_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c37621f0f0_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c37621f870_0 .var "bit_cnt", 3 0;
v000001c376220810_0 .var "edge_cnt", 5 0;
v000001c376220310_0 .net "enable", 0 0, v000001c3761943a0_0;  alias, 1 drivers
v000001c37621fff0_0 .net "prescale", 5 0, o000001c3761cd858;  alias, 0 drivers
v000001c37621f690_0 .net "reset_counters", 0 0, v000001c3761939a0_0;  alias, 1 drivers
S_000001c37614e950 .scope module, "pc" "parity_checker" 2 70, 7 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
v000001c37621f4b0_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c37621fe10_0 .net "PAR_TYP", 0 0, o000001c3761ce188;  alias, 0 drivers
v000001c37621f370_0 .var "P_flag", 0 0;
v000001c3762201d0_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c376220c70_0 .net "bit_cnt", 3 0, v000001c37621f870_0;  alias, 1 drivers
v000001c376220630_0 .var "data", 7 0;
v000001c37621f050_0 .net "parity_checker_enable", 0 0, o000001c3761ce218;  alias, 0 drivers
v000001c376220450_0 .var "parity_error", 0 0;
v000001c376220a90_0 .net "sampled_bit", 0 0, v000001c37621ef10_0;  alias, 1 drivers
S_000001c37614eae0 .scope module, "start" "start_checker" 2 81, 8 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v000001c37621f230_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c376220b30_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c37621f550_0 .net "sampled_bit", 0 0, v000001c37621ef10_0;  alias, 1 drivers
v000001c37621f190_0 .net "start_checker_enable", 0 0, v000001c376193b80_0;  alias, 1 drivers
v000001c3762204f0_0 .var "start_glitch", 0 0;
S_000001c3761be340 .scope module, "stop" "stop_checker" 2 90, 9 1 0, S_000001c3761c8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v000001c37621f5f0_0 .net "CLK", 0 0, o000001c3761cd5b8;  alias, 0 drivers
v000001c37621fcd0_0 .net "RST", 0 0, o000001c3761cd678;  alias, 0 drivers
v000001c376220bd0_0 .net "sampled_bit", 0 0, v000001c37621ef10_0;  alias, 1 drivers
v000001c376220590_0 .net "stop_checker_enable", 0 0, v000001c376193ae0_0;  alias, 1 drivers
v000001c37621fd70_0 .var "stop_error", 0 0;
    .scope S_000001c37619c130;
T_0 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c37621f0f0_0;
    %nor/r;
    %load/vec4 v000001c37621f690_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001c376220810_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c376220310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c376220810_0;
    %pad/u 32;
    %load/vec4 v000001c37621fff0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001c376220810_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001c376220810_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001c376220810_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c37619c130;
T_1 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c37621f0f0_0;
    %nor/r;
    %load/vec4 v000001c37621f690_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c37621f870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c376220310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001c376220810_0;
    %pad/u 32;
    %load/vec4 v000001c37621fff0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001c37621f870_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001c37621f870_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c37619bfa0;
T_2 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c37621f2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3762203b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37621f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37621f910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37621ef10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c37621feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c376220130_0;
    %pad/u 32;
    %load/vec4 v000001c37621ff50_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001c37621f730_0;
    %assign/vec4 v000001c3762203b0_0, 0;
T_2.4 ;
    %load/vec4 v000001c376220130_0;
    %load/vec4 v000001c37621ff50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001c37621f730_0;
    %assign/vec4 v000001c37621f9b0_0, 0;
T_2.6 ;
    %load/vec4 v000001c376220130_0;
    %pad/u 32;
    %load/vec4 v000001c37621ff50_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000001c37621f730_0;
    %assign/vec4 v000001c37621f910_0, 0;
    %load/vec4 v000001c3762203b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v000001c37621f9b0_0;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/1 T_2.11, 8;
    %load/vec4 v000001c37621f9b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.13, 10;
    %load/vec4 v000001c37621f910_0;
    %and;
T_2.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.11;
    %flag_get/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000001c3762203b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v000001c37621f910_0;
    %and;
T_2.14;
    %or;
T_2.10;
    %assign/vec4 v000001c37621ef10_0, 0;
T_2.8 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c3761ac1a0;
T_3 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c37621fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c376220db0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c3762209f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001c37621efb0_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c37621f410_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001c37621efb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001c376220db0_0, 4, 5;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c37614e950;
T_4 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c3762201d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c376220630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c376220450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37621f370_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c37621f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c376220c70_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.6, 5;
    %load/vec4 v000001c376220c70_0;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c376220a90_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001c376220c70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001c376220630_0, 4, 5;
T_4.4 ;
    %load/vec4 v000001c376220c70_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_4.7, 4;
    %load/vec4 v000001c376220630_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001c376220a90_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v000001c37621f370_0, 0;
T_4.7 ;
    %load/vec4 v000001c376220c70_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v000001c37621fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v000001c37621f370_0;
    %nor/r;
    %load/vec4 v000001c376220a90_0;
    %cmp/e;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c376220450_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c376220450_0, 0;
T_4.14 ;
T_4.11 ;
    %load/vec4 v000001c37621fe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v000001c37621f370_0;
    %load/vec4 v000001c376220a90_0;
    %cmp/e;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c376220450_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c376220450_0, 0;
T_4.18 ;
T_4.15 ;
T_4.9 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c37614eae0;
T_5 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c376220b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c3762204f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c37621f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001c37621f550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c3762204f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3762204f0_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c3761be340;
T_6 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c37621fcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37621fd70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c376220590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001c376220bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c37621fd70_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c37621fd70_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c3761abeb0;
T_7 ;
    %wait E_000001c37618c180;
    %load/vec4 v000001c376194260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001c3761941c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c376193ea0_0;
    %assign/vec4 v000001c3761941c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c3761abeb0;
T_8 ;
    %wait E_000001c37618bb80;
    %load/vec4 v000001c3761941c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v000001c376193720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.9 ;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v000001c376193c20_0;
    %pad/u 32;
    %load/vec4 v000001c376193900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v000001c376193a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.13 ;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.11 ;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v000001c376193fe0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_8.16, 5;
    %load/vec4 v000001c376193fe0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v000001c376193540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.18 ;
T_8.15 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v000001c376193c20_0;
    %pad/u 32;
    %load/vec4 v000001c376193900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v000001c376193860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.22 ;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.20 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v000001c376193c20_0;
    %pad/u 32;
    %load/vec4 v000001c376193900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.23, 4;
    %load/vec4 v000001c376193d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.26 ;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.24 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000001c376193720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c376193ea0_0, 0, 6;
T_8.28 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c3761abeb0;
T_9 ;
    %wait E_000001c37618c0c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c376194300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3761943a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3761935e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c376193680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c376193ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c376193b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c376193cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3761939a0_0, 0, 1;
    %load/vec4 v000001c3761941c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761939a0_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376193b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376194300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761943a0_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376194300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761935e0_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376194300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376193cc0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761943a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376194300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376193ae0_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c376193680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3761939a0_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "UART_RX.v";
    "./FSM.v";
    "./deserializer.v";
    "./data_sampling.v";
    "./edge_bit_counter.v";
    "./parity_checker.v";
    "./start_checker.v";
    "./stop_checker.v";
