$date
  Tue Feb 08 17:22:45 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_parity $end
$var reg 8 ! a[7:0] $end
$var reg 1 " t $end
$var reg 1 # p $end
$scope module uut $end
$var reg 8 $ a[7:0] $end
$var reg 1 % t $end
$var reg 1 & p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
0"
0#
b00000000 $
0%
0&
#10000000
b01000000 !
1#
b01000000 $
1&
#20000000
b00000001 !
b00000001 $
#30000000
b01000100 !
0#
b01000100 $
0&
#40000000
b01010010 !
1#
b01010010 $
1&
#50000000
b01010011 !
0#
b01010011 $
0&
#60000000
b11111111 !
b11111111 $
#90000000
b00000000 !
1"
1#
b00000000 $
1%
1&
#100000000
b01000000 !
0#
b01000000 $
0&
#110000000
b00000001 !
b00000001 $
#120000000
b01000100 !
1#
b01000100 $
1&
#130000000
b01010010 !
0#
b01010010 $
0&
#140000000
b01010011 !
1#
b01010011 $
1&
#150000000
b11111111 !
b11111111 $
#160000000
