<module name="DDR16SS0_CTLPHY_WRAP_CTL_CFG_CTLCFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_0" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_0" offset="0x0" width="32" description="">
		<bitfield id="CONTROLLER_ID" width="16" begin="31" end="16" resetval="0x4166" description="Holds the controller product id number. READ-ONLY " range="31 - 16" rwaccess="R"/> 
		<bitfield id="DRAM_CLASS" width="4" begin="11" end="8" resetval="0x0" description="Defines the class of DRAM memory which is connected to the controller. " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="Initiate command processing in the controller. Set to 1 to initiate. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_1" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_1" offset="0x4" width="32" description="">
		<bitfield id="CONTROLLER_VERSION_0" width="32" begin="31" end="0" resetval="0x1562047427" description="Holds the controller version id. READ-ONLY " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_2" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_2" offset="0x8" width="32" description="">
		<bitfield id="CONTROLLER_VERSION_1" width="32" begin="31" end="0" resetval="0x24225296" description="Holds the controller version id. READ-ONLY " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_3" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_3" offset="0xC" width="32" description="">
		<bitfield id="READ_DATA_FIFO_DEPTH" width="8" begin="31" end="24" resetval="0x64" description="Reports the depth of the controller core read data queue. READ-ONLY " range="31 - 24" rwaccess="R"/> 
		<bitfield id="MAX_CS_REG" width="2" begin="17" end="16" resetval="0x2" description="Holds the maximum number of chip selects available. READ-ONLY " range="17 - 16" rwaccess="R"/> 
		<bitfield id="MAX_COL_REG" width="4" begin="11" end="8" resetval="0x10" description="Holds the maximum width of column address in DRAMs. READ-ONLY " range="11 - 8" rwaccess="R"/> 
		<bitfield id="MAX_ROW_REG" width="5" begin="4" end="0" resetval="0x17" description="Holds the maximum width of memory address bus. READ-ONLY " range="4 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_4" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_4" offset="0x10" width="32" description="">
		<bitfield id="WRITE_DATA_FIFO_PTR_WIDTH" width="8" begin="23" end="16" resetval="0x5" description="Reports the width of the controller core write data latency queue pointer. READ-ONLY " range="23 - 16" rwaccess="R"/> 
		<bitfield id="WRITE_DATA_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x32" description="Reports the depth of the controller core write data latency queue. READ-ONLY " range="15 - 8" rwaccess="R"/> 
		<bitfield id="READ_DATA_FIFO_PTR_WIDTH" width="8" begin="7" end="0" resetval="0x6" description="Reports the width of the controller core read data queue pointer. READ-ONLY " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_5" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_5" offset="0x14" width="32" description="">
		<bitfield id="ASYNC_CDC_STAGES" width="8" begin="31" end="24" resetval="0x2" description="Reports the number of synchronizer delays specified for the asynchronous boundary crossings. READ-ONLY " range="31 - 24" rwaccess="R"/> 
		<bitfield id="MEMCD_RMODW_FIFO_PTR_WIDTH" width="8" begin="23" end="16" resetval="0x5" description="Reports the width of the controller core read/modify/write FIFO pointer. READ-ONLY " range="23 - 16" rwaccess="R"/> 
		<bitfield id="MEMCD_RMODW_FIFO_DEPTH" width="16" begin="15" end="0" resetval="0x32" description="Reports the depth of the controller core read/modify/write FIFO. READ-ONLY " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_6" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_6" offset="0x18" width="32" description="">
		<bitfield id="AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH" width="8" begin="31" end="24" resetval="0x3" description="Reports the depth of the AXI port 0 write command processing FIFO. Value is the log2 value of the depth. READ-ONLY " range="31 - 24" rwaccess="R"/> 
		<bitfield id="AXI0_WR_ARRAY_LOG2_DEPTH" width="8" begin="23" end="16" resetval="0x7" description="Reports the depth of the AXI port 0 write data array. Value is the log2 value of the depth. READ-ONLY " range="23 - 16" rwaccess="R"/> 
		<bitfield id="AXI0_RDFIFO_LOG2_DEPTH" width="8" begin="15" end="8" resetval="0x1" description="Reports the depth of the AXI port 0 read data FIFO. Value is the log2 value of the depth. READ-ONLY " range="15 - 8" rwaccess="R"/> 
		<bitfield id="AXI0_CMDFIFO_LOG2_DEPTH" width="8" begin="7" end="0" resetval="0x1" description="Reports the depth of the AXI port 0 command FIFO. Value is the log2 value of the depth. READ-ONLY " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_7" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_7" offset="0x1C" width="32" description="">
		<bitfield id="TINIT_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT value in cycles. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_8" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_8" offset="0x20" width="32" description="">
		<bitfield id="TINIT3_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT3 value in cycles. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_9" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_9" offset="0x24" width="32" description="">
		<bitfield id="TINIT4_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT4 value in cycles. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_10" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_10" offset="0x28" width="32" description="">
		<bitfield id="TINIT5_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT5 value in cycles. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_11" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_11" offset="0x2C" width="32" description="">
		<bitfield id="TINIT_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT value in cycles. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_12" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_12" offset="0x30" width="32" description="">
		<bitfield id="TINIT3_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT3 value in cycles. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_13" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_13" offset="0x34" width="32" description="">
		<bitfield id="TINIT4_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT4 value in cycles. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_14" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_14" offset="0x38" width="32" description="">
		<bitfield id="TINIT5_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT5 value in cycles. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_15" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_15" offset="0x3C" width="32" description="">
		<bitfield id="TINIT_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT value in cycles. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_16" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_16" offset="0x40" width="32" description="">
		<bitfield id="TINIT3_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT3 value in cycles. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_17" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_17" offset="0x44" width="32" description="">
		<bitfield id="TINIT4_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT4 value in cycles. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_18" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_18" offset="0x48" width="32" description="">
		<bitfield id="NO_AUTO_MRR_INIT" width="1" begin="24" end="24" resetval="0x0" description="Disable MRR commands during initialization. Set to 1 to disable. " range="24" rwaccess="R/W"/> 
		<bitfield id="TINIT5_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM TINIT5 value in cycles. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_19" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_19" offset="0x4C" width="32" description="">
		<bitfield id="DFI_FREQ_RATIO_F2" width="2" begin="25" end="24" resetval="0x0" description="Defines how dfi_freq_ratio is driven on the DFI bus.  For LPDDR5, specifies the DFI clock to WCK ratio.  For all other memory classes, specifies the controller clock to DFI PHY clock ratio.  Program to zero for a 1:1 ratio, one for a 1:2 ratio, and two for a 1:4 ratio. FC=2 " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DFI_FREQ_RATIO_F1" width="2" begin="17" end="16" resetval="0x0" description="Defines how dfi_freq_ratio is driven on the DFI bus.  For LPDDR5, specifies the DFI clock to WCK ratio.  For all other memory classes, specifies the controller clock to DFI PHY clock ratio.  Program to zero for a 1:1 ratio, one for a 1:2 ratio, and two for a 1:4 ratio. FC=1 " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="DFI_FREQ_RATIO_F0" width="2" begin="9" end="8" resetval="0x0" description="Defines how dfi_freq_ratio is driven on the DFI bus.  For LPDDR5, specifies the DFI clock to WCK ratio.  For all other memory classes, specifies the controller clock to DFI PHY clock ratio.  Program to zero for a 1:1 ratio, one for a 1:2 ratio, and two for a 1:4 ratio. FC=0 " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MRR_ERROR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Indicates that an MRR was issued while in self-refresh. Value of 1 indicates a violation. READ-ONLY " range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_20" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_20" offset="0x50" width="32" description="">
		<bitfield id="PHY_INDEP_TRAIN_MODE" width="1" begin="24" end="24" resetval="0x0" description="Enable PHY independent training mode commands during initialization. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="ODT_VALUE" width="2" begin="17" end="16" resetval="0x0" description="When using LPDDR4, this value will be driven out on the dfi_odt signal. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="NO_MRW_INIT" width="1" begin="8" end="8" resetval="0x0" description="Disable MRW commands during initialization. Set to 1 to disable. " range="8" rwaccess="R/W"/> 
		<bitfield id="DFI_CMD_RATIO" width="1" begin="0" end="0" resetval="0x1" description="Indicates the controller clock to DFI PHY clock ratio for the DFI command interface.  For LPDDR5, this is always a 1:1 ratio.  For all other memory classes, this will be the same as the dfi_freq_ratio.  Zero specifies a 1:1 ratio and one specifies a 1:2 ratio. READ-ONLY " range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_21" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_21" offset="0x54" width="32" description="">
		<bitfield id="DFIBUS_FREQ_F1" width="5" begin="28" end="24" resetval="0x0" description="Defines the DFI bus frequency. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="DFIBUS_FREQ_F0" width="5" begin="20" end="16" resetval="0x0" description="Defines the DFI bus frequency. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_INDEP_INIT_MODE" width="1" begin="8" end="8" resetval="0x0" description="Enable PHY independent initailization mode commands during initialization. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="TSREF2PHYMSTR" width="6" begin="5" end="0" resetval="0x0" description="Specifies the minimum time after a self-refresh exit command on the DFI bus that the Controller will wait for the PHY to assert the dfi_phymstr_req signal, before completing other commands. Used when the low power control logic is expected to pass control to the PHY for training when exiting SREF. " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_22" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_22" offset="0x58" width="32" description="">
		<bitfield id="FREQ_CHANGE_TYPE_F2" width="2" begin="25" end="24" resetval="0x0" description="Defines the encoded frequency driven out on the cntrl_freq_change_req_type signal during a frequency change operation. FC=2 " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="FREQ_CHANGE_TYPE_F1" width="2" begin="17" end="16" resetval="0x0" description="Defines the encoded frequency driven out on the cntrl_freq_change_req_type signal during a frequency change operation. FC=1 " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="FREQ_CHANGE_TYPE_F0" width="2" begin="9" end="8" resetval="0x0" description="Defines the encoded frequency driven out on the cntrl_freq_change_req_type signal during a frequency change operation. FC=0 " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DFIBUS_FREQ_F2" width="5" begin="4" end="0" resetval="0x0" description="Defines the DFI bus frequency. FC=2 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_23" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_23" offset="0x5C" width="32" description="">
		<bitfield id="TRST_PWRON" width="32" begin="31" end="0" resetval="0x0" description="Duration of memory reset during power-on initialization. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_24" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_24" offset="0x60" width="32" description="">
		<bitfield id="CKE_INACTIVE" width="32" begin="31" end="0" resetval="0x0" description="Number of cycles after reset before CKE will be active. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_25" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_25" offset="0x64" width="32" description="">
		<bitfield id="TDLL_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TDLL value in cycles. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TDLL_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TDLL value in cycles. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_26" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_26" offset="0x68" width="32" description="">
		<bitfield id="DQS_OSC_PER_CS_OOV_TRAINING_STATUS" width="2" begin="25" end="24" resetval="0x0" description="Set the CS information for which DQS oscillator is having out of variance value. READ-ONLY " range="25 - 24" rwaccess="R"/> 
		<bitfield id="LPC_SW_ENTER_DQS_OSC_IN_PROGRESS_ERR_STATUS" width="1" begin="16" end="16" resetval="0x0" description="Error response for Software issued Low power command while DQS Oscillator is in progress. READ-ONLY" range="16" rwaccess="R"/> 
		<bitfield id="TDLL_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TDLL value in cycles. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_27" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_27" offset="0x6C" width="32" description="">
		<bitfield id="DQS_OSC_MPC_CMD" width="24" begin="31" end="8" resetval="0x0" description="Set MPC encoding for DQS Oscillator TEST mode. " range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="DQS_OSC_TST" width="1" begin="0" end="0" resetval="0x0" description="Enable DQS Oscillator TEST mode. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_28" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_28" offset="0x70" width="32" description="">
		<bitfield id="DQS_OSC_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Enable DQS oscillator measurement function in DRAM. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="MRR_MSB_REG" width="8" begin="15" end="8" resetval="0x0" description="Set MSB MRR register number for DQS Oscillator TEST mode. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MRR_LSB_REG" width="8" begin="7" end="0" resetval="0x0" description="Set LSB MRR register number for DQS Oscillator TEST mode. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_29" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_29" offset="0x74" width="32" description="">
		<bitfield id="FUNC_VALID_CYCLES" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to hold dfi_function_valid asserted. " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DQS_OSC_PERIOD" width="15" begin="14" end="0" resetval="0x0" description="Number of cycles to run the oscillator measurement. Must reflect cycles programmed into mode register. " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_30" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_30" offset="0x78" width="32" description="">
		<bitfield id="DQS_OSC_NORM_THRESHOLD" width="32" begin="31" end="0" resetval="0x0" description="Number of long counts until the normal priority request is asserted for DQS Oscillator. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_31" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_31" offset="0x7C" width="32" description="">
		<bitfield id="DQS_OSC_HIGH_THRESHOLD" width="32" begin="31" end="0" resetval="0x0" description="Number of long counts until the high priority request is asserted for DQS Oscillator. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_32" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_32" offset="0x80" width="32" description="">
		<bitfield id="DQS_OSC_TIMEOUT" width="32" begin="31" end="0" resetval="0x0" description="Number of long counts until the timeout is asserted for DQS Oscillator. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_33" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_33" offset="0x84" width="32" description="">
		<bitfield id="DQS_OSC_PROMOTE_THRESHOLD" width="32" begin="31" end="0" resetval="0x0" description="Number of long counts until a software request for the DQS Oscillator is promoted to high priority. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_34" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_34" offset="0x88" width="32" description="">
		<bitfield id="TOSCO_F0" width="8" begin="31" end="24" resetval="0x0" description="Number of cycles for tOSCO timing parameter, the time for the DQS Oscillator measurement to be available in the mode registers. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DQS_OSC_REQUEST" width="1" begin="16" end="16" resetval="0x0" description="Software request for DQS Oscillator measurement function in DRAM. WRITE-ONLY " range="16" rwaccess="W"/> 
		<bitfield id="OSC_VARIANCE_LIMIT" width="16" begin="15" end="0" resetval="0x0" description="Allowed difference between base value and DQS Oscillator measurement. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_35" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_35" offset="0x8C" width="32" description="">
		<bitfield id="DQS_OSC_BASE_VALUE_0_CS0" width="16" begin="31" end="16" resetval="0x0" description="Base value for device 0 on chip 0. READ-ONLY DEV=0 " range="31 - 16" rwaccess="R"/> 
		<bitfield id="TOSCO_F2" width="8" begin="15" end="8" resetval="0x0" description="Number of cycles for tOSCO timing parameter, the time for the DQS Oscillator measurement to be available in the mode registers. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TOSCO_F1" width="8" begin="7" end="0" resetval="0x0" description="Number of cycles for tOSCO timing parameter, the time for the DQS Oscillator measurement to be available in the mode registers. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_36" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_36" offset="0x90" width="32" description="">
		<bitfield id="DQS_OSC_BASE_VALUE_0_CS1" width="16" begin="31" end="16" resetval="0x0" description="Base value for device 0 on chip 1. READ-ONLY DEV=0 " range="31 - 16" rwaccess="R"/> 
		<bitfield id="DQS_OSC_BASE_VALUE_1_CS0" width="16" begin="15" end="0" resetval="0x0" description="Base value for device 1 on chip 0. READ-ONLY DEV=1 " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_37" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_37" offset="0x94" width="32" description="">
		<bitfield id="DQS_OSC_IN_PROGRESS_STATUS" width="1" begin="24" end="24" resetval="0x0" description="DQS Oscillator is in progress.Set '1' DQS OSC is in progress  READ-ONLY " range="24" rwaccess="R"/> 
		<bitfield id="DQS_OSC_STATUS" width="4" begin="19" end="16" resetval="0x0" description="Holds the overflow and out of variance status associated with the resp. interrupts. Bit [0] set indicates overflow of DQS oscillator,bit [1] set indicates overflow of WCKO oscillator,bit [2]                                              set indicates oov of DQS oscillator,bit [3] set indicates oov of WCKO oscillator. READ-ONLY " range="19 - 16" rwaccess="R"/> 
		<bitfield id="DQS_OSC_BASE_VALUE_1_CS1" width="16" begin="15" end="0" resetval="0x0" description="Base value for device 1 on chip 1. READ-ONLY DEV=1 " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_38" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_38" offset="0x98" width="32" description="">
		<bitfield id="CA_PARITY_LAT_F0" width="4" begin="27" end="24" resetval="0x0" description="DRAM CA parity latency value in cycles. FC=0 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ADDITIVE_LAT_F0" width="6" begin="21" end="16" resetval="0x0" description="DRAM additive latency value in cycles. FC=0 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="WRLAT_F0" width="7" begin="14" end="8" resetval="0x0" description="DRAM WRLAT value in cycles. FC=0 " range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="CASLAT_LIN_F0" width="7" begin="6" end="0" resetval="0x0" description="Sets latency from read command send to data receive from/to controller. Bit [0] is half-cycle increment and the upper bits define memory CAS latency for the controller. FC=0 " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_39" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_39" offset="0x9C" width="32" description="">
		<bitfield id="TMRD_PAR_MAX_PL_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM TMRD value with maximum CA parity for frequency copy 2 in cycles. Used during changes of CA parity latency value in DRAM. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TMOD_PAR_MAX_PL_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMOD value with maximum CA parity for frequency copy 2 in cycles. Used during changes of CA parity latency value in DRAM. FC=0 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRD_PAR_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM TMRD value when CA parity is enabled in cycles. FC=0 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TMOD_PAR_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMOD value when CA parity is enabled in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_40" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_40" offset="0xA0" width="32" description="">
		<bitfield id="CA_PARITY_LAT_F1" width="4" begin="27" end="24" resetval="0x0" description="DRAM CA parity latency value in cycles. FC=1 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ADDITIVE_LAT_F1" width="6" begin="21" end="16" resetval="0x0" description="DRAM additive latency value in cycles. FC=1 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="WRLAT_F1" width="7" begin="14" end="8" resetval="0x0" description="DRAM WRLAT value in cycles. FC=1 " range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="CASLAT_LIN_F1" width="7" begin="6" end="0" resetval="0x0" description="Sets latency from read command send to data receive from/to controller. Bit [0] is half-cycle increment and the upper bits define memory CAS latency for the controller. FC=1 " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_41" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_41" offset="0xA4" width="32" description="">
		<bitfield id="TMRD_PAR_MAX_PL_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TMRD value with maximum CA parity for frequency copy 2 in cycles. Used during changes of CA parity latency value in DRAM. FC=1 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TMOD_PAR_MAX_PL_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMOD value with maximum CA parity for frequency copy 2 in cycles. Used during changes of CA parity latency value in DRAM. FC=1 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRD_PAR_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TMRD value when CA parity is enabled in cycles. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TMOD_PAR_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMOD value when CA parity is enabled in cycles. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_42" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_42" offset="0xA8" width="32" description="">
		<bitfield id="CA_PARITY_LAT_F2" width="4" begin="27" end="24" resetval="0x0" description="DRAM CA parity latency value in cycles. FC=2 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ADDITIVE_LAT_F2" width="6" begin="21" end="16" resetval="0x0" description="DRAM additive latency value in cycles. FC=2 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="WRLAT_F2" width="7" begin="14" end="8" resetval="0x0" description="DRAM WRLAT value in cycles. FC=2 " range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="CASLAT_LIN_F2" width="7" begin="6" end="0" resetval="0x0" description="Sets latency from read command send to data receive from/to controller. Bit [0] is half-cycle increment and the upper bits define memory CAS latency for the controller. FC=2 " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_43" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_43" offset="0xAC" width="32" description="">
		<bitfield id="TMRD_PAR_MAX_PL_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM TMRD value with maximum CA parity for frequency copy 2 in cycles. Used during changes of CA parity latency value in DRAM. FC=2 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TMOD_PAR_MAX_PL_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMOD value with maximum CA parity for frequency copy 2 in cycles. Used during changes of CA parity latency value in DRAM. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRD_PAR_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM TMRD value when CA parity is enabled in cycles. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TMOD_PAR_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMOD value when CA parity is enabled in cycles. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_44" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_44" offset="0xB0" width="32" description="">
		<bitfield id="TRRD_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRRD value in cycles. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TCCD_L_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM CAS-to-CAS value within the same bank group in cycles. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TCCD" width="5" begin="12" end="8" resetval="0x0" description="DRAM CAS-to-CAS value in cycles. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TBST_INT_INTERVAL" width="3" begin="2" end="0" resetval="0x0" description="DRAM burst interrupt interval value in cycles. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_45" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_45" offset="0xB4" width="32" description="">
		<bitfield id="TRC_F0" width="9" begin="16" end="8" resetval="0x0" description="DRAM TRC value in cycles. FC=0 " range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="TRRD_L_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRRD_L value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_46" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_46" offset="0xB8" width="32" description="">
		<bitfield id="TWTR_L_F0" width="6" begin="29" end="24" resetval="0x0" description="DRAM TWTR_L value in cycles. FC=0 " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="TWTR_F0" width="6" begin="21" end="16" resetval="0x0" description="DRAM TWTR value in cycles. FC=0 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TRAS_MIN_F0" width="9" begin="8" end="0" resetval="0x0" description="DRAM TRAS_MIN value in cycles. FC=0 " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_47" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_47" offset="0xBC" width="32" description="">
		<bitfield id="TCCD_L_F1" width="5" begin="28" end="24" resetval="0x0" description="DRAM CAS-to-CAS value within the same bank group in cycles. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TFAW_F0" width="9" begin="16" end="8" resetval="0x0" description="DRAM TFAW value in cycles. FC=0 " range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="TRP_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_48" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_48" offset="0xC0" width="32" description="">
		<bitfield id="TRC_F1" width="9" begin="24" end="16" resetval="0x0" description="DRAM TRC value in cycles. FC=1 " range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="TRRD_L_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRRD_L value in cycles. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TRRD_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRRD value in cycles. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_49" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_49" offset="0xC4" width="32" description="">
		<bitfield id="TWTR_L_F1" width="6" begin="29" end="24" resetval="0x0" description="DRAM TWTR_L value in cycles. FC=1 " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="TWTR_F1" width="6" begin="21" end="16" resetval="0x0" description="DRAM TWTR value in cycles. FC=1 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TRAS_MIN_F1" width="9" begin="8" end="0" resetval="0x0" description="DRAM TRAS_MIN value in cycles. FC=1 " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_50" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_50" offset="0xC8" width="32" description="">
		<bitfield id="TCCD_L_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM CAS-to-CAS value within the same bank group in cycles. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TFAW_F1" width="9" begin="16" end="8" resetval="0x0" description="DRAM TFAW value in cycles. FC=1 " range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="TRP_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP value in cycles. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_51" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_51" offset="0xCC" width="32" description="">
		<bitfield id="TRC_F2" width="9" begin="24" end="16" resetval="0x0" description="DRAM TRC value in cycles. FC=2 " range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="TRRD_L_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRRD_L value in cycles. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TRRD_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRRD value in cycles. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_52" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_52" offset="0xD0" width="32" description="">
		<bitfield id="TWTR_L_F2" width="6" begin="29" end="24" resetval="0x0" description="DRAM TWTR_L value in cycles. FC=2 " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="TWTR_F2" width="6" begin="21" end="16" resetval="0x0" description="DRAM TWTR value in cycles. FC=2 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TRAS_MIN_F2" width="9" begin="8" end="0" resetval="0x0" description="DRAM TRAS_MIN value in cycles. FC=2 " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_53" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_53" offset="0xD4" width="32" description="">
		<bitfield id="TRTP_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRTP value in cycles. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TFAW_F2" width="9" begin="16" end="8" resetval="0x0" description="DRAM TFAW value in cycles. FC=2 " range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="TRP_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP value in cycles. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_54" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_54" offset="0xD8" width="32" description="">
		<bitfield id="TMOD_F0" width="8" begin="23" end="16" resetval="0x0" description="Number of cycles after MRS command and before any other command. FC=0 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRD_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM TMRD value in cycles. FC=0 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TRTP_AP_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRTP for auto-precharge value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_55" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_55" offset="0xDC" width="32" description="">
		<bitfield id="TCKE_F0" width="5" begin="28" end="24" resetval="0x0" description="Minimum CKE pulse width. FC=0 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TRAS_MAX_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM TRAS_MAX value in cycles. FC=0 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_56" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_56" offset="0xE0" width="32" description="">
		<bitfield id="TRTP_AP_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRTP for auto-precharge value in cycles. FC=1 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TRTP_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRTP value in cycles. FC=1 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TCCDMW_F0" width="6" begin="13" end="8" resetval="0x0" description="DRAM CAS-to-CAS masked write value in cycles. FC=0 " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKESR_F0" width="8" begin="7" end="0" resetval="0x0" description="Minimum CKE low pulse width during a self-refresh. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_57" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_57" offset="0xE4" width="32" description="">
		<bitfield id="TMOD_F1" width="8" begin="15" end="8" resetval="0x0" description="Number of cycles after MRS command and before any other command. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TMRD_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMRD value in cycles. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_58" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_58" offset="0xE8" width="32" description="">
		<bitfield id="TCKE_F1" width="5" begin="28" end="24" resetval="0x0" description="Minimum CKE pulse width. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TRAS_MAX_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM TRAS_MAX value in cycles. FC=1 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_59" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_59" offset="0xEC" width="32" description="">
		<bitfield id="TRTP_AP_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRTP for auto-precharge value in cycles. FC=2 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TRTP_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRTP value in cycles. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TCCDMW_F1" width="6" begin="13" end="8" resetval="0x0" description="DRAM CAS-to-CAS masked write value in cycles. FC=1 " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKESR_F1" width="8" begin="7" end="0" resetval="0x0" description="Minimum CKE low pulse width during a self-refresh. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_60" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_60" offset="0xF0" width="32" description="">
		<bitfield id="TMOD_F2" width="8" begin="15" end="8" resetval="0x0" description="Number of cycles after MRS command and before any other command. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TMRD_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMRD value in cycles. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_61" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_61" offset="0xF4" width="32" description="">
		<bitfield id="TCKE_F2" width="5" begin="28" end="24" resetval="0x0" description="Minimum CKE pulse width. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TRAS_MAX_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM TRAS_MAX value in cycles. FC=2 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_62" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_62" offset="0xF8" width="32" description="">
		<bitfield id="TPPD" width="3" begin="18" end="16" resetval="0x4" description="DRAM TPPD value in cycles. " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="TCCDMW_F2" width="6" begin="13" end="8" resetval="0x0" description="DRAM CAS-to-CAS masked write value in cycles. FC=2 " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKESR_F2" width="8" begin="7" end="0" resetval="0x0" description="Minimum CKE low pulse width during a self-refresh. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_63" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_63" offset="0xFC" width="32" description="">
		<bitfield id="TWR_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM TWR value in cycles. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TRCD_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRCD value in cycles. FC=0 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="WRITEINTERP" width="1" begin="8" end="8" resetval="0x0" description="Allow controller to interrupt a write burst to the DRAMs with a read command. Set to 1 to allow interruption. " range="8" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_64" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_64" offset="0x100" width="32" description="">
		<bitfield id="TWR_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM TWR value in cycles. FC=2 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TRCD_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRCD value in cycles. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TWR_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TWR value in cycles. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TRCD_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRCD value in cycles. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_65" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_65" offset="0x104" width="32" description="">
		<bitfield id="TRAS_LOCKOUT" width="1" begin="24" end="24" resetval="0x0" description="IF the DRAM supports it, this allows the controller to execute auto pre-charge commands before the TRAS_MIN parameter expires. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="CONCURRENTAP" width="1" begin="16" end="16" resetval="0x0" description="IF the DRAM supports it, this allows the controller to issue commands to other banks while a bank is in auto pre-charge. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="AP" width="1" begin="8" end="8" resetval="0x0" description="Enable auto pre-charge mode of controller. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="TMRR" width="4" begin="3" end="0" resetval="0x0" description="DRAM TMRR value in cycles. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_66" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_66" offset="0x108" width="32" description="">
		<bitfield id="BSTLEN" width="6" begin="29" end="24" resetval="0x2" description="Encoded burst length sent to DRAMs during initialization. Program to 1 for BL2, program to 2 for BL4, program to 3 for BL8, program to 4 for BL16, or program to 5 for BL32. All other settings are reserved. " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="TDAL_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TDAL value in cycles. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TDAL_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TDAL value in cycles. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TDAL_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TDAL value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_67" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_67" offset="0x10C" width="32" description="">
		<bitfield id="TRP_AB_F0_1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TRP all bank value in cycles. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TRP_AB_F2_0" width="8" begin="23" end="16" resetval="0x0" description="DRAM TRP all bank value in cycles. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TRP_AB_F1_0" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRP all bank value in cycles. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TRP_AB_F0_0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP all bank value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_68" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_68" offset="0x110" width="32" description="">
		<bitfield id="ADDRESS_MIRRORING" width="2" begin="25" end="24" resetval="0x0" description="Indicates which chip selects support address mirroring. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to enable. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="REG_DIMM_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Enable registered DIMM operation of the controller. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="TRP_AB_F2_1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TRP all bank value in cycles. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TRP_AB_F1_1" width="8" begin="7" end="0" resetval="0x0" description="DRAM TRP all bank value in cycles. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_69" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_69" offset="0x114" width="32" description="">
		<bitfield id="NO_MEMORY_DM" width="1" begin="16" end="16" resetval="0x0" description="Indicates that the external DRAM does not support DM masking. Set to 1 for no DM masking at the DRAM. " range="16" rwaccess="R/W"/> 
		<bitfield id="OPTIMAL_RMODW_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables optimized RMODW logic in the controller. A value of 1 enables optimized RMODW operation. All RMODW operations are still supported in a non-optimal manner when the value is 0. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_70" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_70" offset="0x118" width="32" description="">
		<bitfield id="CA_PARITY_ERROR_INJECT" width="26" begin="25" end="0" resetval="0x0" description="Selects bit to corrupt on the CA bus for CA parity error injection. " range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_71" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_71" offset="0x11C" width="32" description="">
		<bitfield id="TREF_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Issue auto-refresh commands to the DRAMs at the interval defined in the TREF parameter. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="AREF_STATUS" width="1" begin="16" end="16" resetval="0x0" description="Indicates a SR error associated with the AREF interrupt. Value of 1 indicates a violation. READ-ONLY " range="16" rwaccess="R"/> 
		<bitfield id="AREFRESH" width="1" begin="8" end="8" resetval="0x0" description="Initiate auto-refresh at the end of the current burst boundary. Set to 1 to trigger. WRITE-ONLY " range="8" rwaccess="W"/> 
		<bitfield id="CA_PARITY_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Contains one hot indication of registered DIMM parity errors. Value of 1 indicates an error on that DIMM. READ-ONLY " range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_72" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_72" offset="0x120" width="32" description="">
		<bitfield id="TRFC_F0" width="10" begin="25" end="16" resetval="0x0" description="DRAM TRFC value in cycles. FC=0 " range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="CS_COMPARISON_FOR_REFRESH_DEPTH" width="6" begin="13" end="8" resetval="0x0" description="Defines the number of entries of the command queue that the refresh logic will consider for sending a refresh command. A non-zero value limits the decode to a subset of the full command pipeline. " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="TRFC_OPT_THRESHOLD" width="3" begin="2" end="0" resetval="0x0" description="Number of clocks before TRFC expires when the refresh task will deassert its request for optimal command to command turn-around timing. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_73" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_73" offset="0x124" width="32" description="">
		<bitfield id="TREF_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREF value in cycles. FC=0 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_74" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_74" offset="0x128" width="32" description="">
		<bitfield id="TRFC_F1" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC value in cycles. FC=1 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_75" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_75" offset="0x12C" width="32" description="">
		<bitfield id="TREF_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREF value in cycles. FC=1 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_76" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_76" offset="0x130" width="32" description="">
		<bitfield id="TRFC_F2" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC value in cycles. FC=2 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_77" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_77" offset="0x134" width="32" description="">
		<bitfield id="TREF_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREF value in cycles. FC=2 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_78" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_78" offset="0x138" width="32" description="">
		<bitfield id="TREF_INTERVAL" width="20" begin="19" end="0" resetval="0x0" description="Defines the cycles between refreshes to different chip selects. " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_79" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_79" offset="0x13C" width="32" description="">
		<bitfield id="TRFC_PB_F0" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC_PB value in cycles. FC=0 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_80" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_80" offset="0x140" width="32" description="">
		<bitfield id="TREFI_PB_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREFI_PB value in cycles. FC=0 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_81" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_81" offset="0x144" width="32" description="">
		<bitfield id="TRFC_PB_F1" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC_PB value in cycles. FC=1 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_82" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_82" offset="0x148" width="32" description="">
		<bitfield id="TREFI_PB_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREFI_PB value in cycles. FC=1 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_83" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_83" offset="0x14C" width="32" description="">
		<bitfield id="TRFC_PB_F2" width="10" begin="9" end="0" resetval="0x0" description="DRAM TRFC_PB value in cycles. FC=2 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_84" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_84" offset="0x150" width="32" description="">
		<bitfield id="PBR_EN" width="1" begin="24" end="24" resetval="0x0" description="Enables the per-bank refresh feature. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="TREFI_PB_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM TREFI_PB value in cycles. FC=2 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_85" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_85" offset="0x154" width="32" description="">
		<bitfield id="PBR_BANK_SELECT_DELAY" width="4" begin="27" end="24" resetval="0x0" description="Defines the PBR bank select to command delay, the time from bank selection to when the command queue bank selection logic is guaranteed to have blocked the bank. " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PBR_MAX_BANK_WAIT" width="16" begin="23" end="8" resetval="0x0" description="Defines the maximum number of cycles that the PBR module will wait for Strategy to release the target bank until the PBR will assert the inhibit and close the target bank. " range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PBR_NUMERIC_ORDER" width="1" begin="0" end="0" resetval="0x0" description="Enables the PBR to run REFpb commands in numeric bank order [0,1,2,3, etc.] When disabled, the order may be modified if supported by the memory type. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_86" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_86" offset="0x158" width="32" description="">
		<bitfield id="AREF_PBR_CONT_DIS_THRESHOLD" width="5" begin="20" end="16" resetval="0x0" description="Sets the auto-refresh request count threshold when the PBR continuous refresh request enable will be deasserted. " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="AREF_PBR_CONT_EN_THRESHOLD" width="5" begin="12" end="8" resetval="0x0" description="Sets the auto-refresh request count threshold when the PBR continuous refresh request enable will be asserted. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PBR_CONT_REQ_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables the per-bank refresh continuous request feature. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_87" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_87" offset="0x15C" width="32" description="">
		<bitfield id="TPDEX_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TPDEX value in cycles. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TPDEX_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TPDEX value in cycles. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_88" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_88" offset="0x160" width="32" description="">
		<bitfield id="TPDEX_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TPDEX value in cycles. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_89" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_89" offset="0x164" width="32" description="">
		<bitfield id="CTL_UNUSED_REG_0" width="32" begin="31" end="0" resetval="0x0" description="Place-holder for register map preservation" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_90" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_90" offset="0x168" width="32" description="">
		<bitfield id="TCKELCS_F0" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKELCS value in cycles. FC=0 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TMRRI_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TMRRI value in cycles. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRRI_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM TMRRI value in cycles. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TMRRI_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TMRRI value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_91" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_91" offset="0x16C" width="32" description="">
		<bitfield id="TCKELCS_F1" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKELCS value in cycles. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TZQCKE_F0" width="4" begin="19" end="16" resetval="0x0" description="DRAM TZQCKE value in cycles. FC=0 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRWCKEL_F0" width="5" begin="12" end="8" resetval="0x0" description="DRAM TMRWCKEL value in cycles. FC=0 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKEHCS_F0" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKEHCS value in cycles. FC=0 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_92" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_92" offset="0x170" width="32" description="">
		<bitfield id="TCKELCS_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKELCS value in cycles. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TZQCKE_F1" width="4" begin="19" end="16" resetval="0x0" description="DRAM TZQCKE value in cycles. FC=1 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRWCKEL_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TMRWCKEL value in cycles. FC=1 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKEHCS_F1" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKEHCS value in cycles. FC=1 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_93" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_93" offset="0x174" width="32" description="">
		<bitfield id="TCSCKE_F0" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCSCKE value in cycles. FC=0 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TZQCKE_F2" width="4" begin="19" end="16" resetval="0x0" description="DRAM TZQCKE value in cycles. FC=2 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TMRWCKEL_F2" width="5" begin="12" end="8" resetval="0x0" description="DRAM TMRWCKEL value in cycles. FC=2 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKEHCS_F2" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKEHCS value in cycles. FC=2 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_94" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_94" offset="0x178" width="32" description="">
		<bitfield id="TCSCKE_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCSCKE value in cycles. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="CA_DEFAULT_VAL_F1" width="1" begin="16" end="16" resetval="0x0" description="Defines how unused address/command bits are driven. Set to 1 to use last value or clear to 0 to drive low. FC=1 " range="16" rwaccess="R/W"/> 
		<bitfield id="TCSCKE_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCSCKE value in cycles. FC=1 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="CA_DEFAULT_VAL_F0" width="1" begin="0" end="0" resetval="0x0" description="Defines how unused address/command bits are driven. Set to 1 to use last value or clear to 0 to drive low. FC=0 " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_95" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_95" offset="0x17C" width="32" description="">
		<bitfield id="TXSR_F0" width="16" begin="23" end="8" resetval="0x0" description="DRAM TXSR value in cycles. FC=0 " range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="CA_DEFAULT_VAL_F2" width="1" begin="0" end="0" resetval="0x0" description="Defines how unused address/command bits are driven. Set to 1 to use last value or clear to 0 to drive low. FC=2 " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_96" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_96" offset="0x180" width="32" description="">
		<bitfield id="TXSR_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSR value in cycles. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TXSNR_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSNR value in cycles. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_97" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_97" offset="0x184" width="32" description="">
		<bitfield id="TXSR_F2" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSR value in cycles. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TXSNR_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSNR value in cycles. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_98" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_98" offset="0x188" width="32" description="">
		<bitfield id="TXPR_F0" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXPR value in cycles. This parameter defines reset exit time from CKE HIGH to a valid command. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TXSNR_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSNR value in cycles. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_99" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_99" offset="0x18C" width="32" description="">
		<bitfield id="TXPR_F2" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXPR value in cycles. This parameter defines reset exit time from CKE HIGH to a valid command. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TXPR_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXPR value in cycles. This parameter defines reset exit time from CKE HIGH to a valid command. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_100" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_100" offset="0x190" width="32" description="">
		<bitfield id="TCKELCMD_F0" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKELCMD value in cycles. FC=0 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCSCKEH_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCSCKEH value in cycles. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TESCKE_F0" width="3" begin="10" end="8" resetval="0x0" description="DRAM TESCKE value in cycles. FC=0 " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="TSR_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM TSR value in cycles. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_101" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_101" offset="0x194" width="32" description="">
		<bitfield id="TSR_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM TSR value in cycles. FC=1 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TCKELPD_F0" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKELPD value in cycles. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TCKCKEL_F0" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKCKEL value in cycles. FC=0 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKEHCMD_F0" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKEHCMD value in cycles. FC=0 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_102" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_102" offset="0x198" width="32" description="">
		<bitfield id="TCKEHCMD_F1" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKEHCMD value in cycles. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCKELCMD_F1" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKELCMD value in cycles. FC=1 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TCSCKEH_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCSCKEH value in cycles. FC=1 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TESCKE_F1" width="3" begin="2" end="0" resetval="0x0" description="DRAM TESCKE value in cycles. FC=1 " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_103" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_103" offset="0x19C" width="32" description="">
		<bitfield id="TESCKE_F2" width="3" begin="26" end="24" resetval="0x0" description="DRAM TESCKE value in cycles. FC=2 " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="TSR_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM TSR value in cycles. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TCKELPD_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKELPD value in cycles. FC=1 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKCKEL_F1" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKCKEL value in cycles. FC=1 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_104" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_104" offset="0x1A0" width="32" description="">
		<bitfield id="TCKCKEL_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCKCKEL value in cycles. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCKEHCMD_F2" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCKEHCMD value in cycles. FC=2 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TCKELCMD_F2" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCKELCMD value in cycles. FC=2 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCSCKEH_F2" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCSCKEH value in cycles. FC=2 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_105" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_105" offset="0x1A4" width="32" description="">
		<bitfield id="TCMDCKE_F2" width="5" begin="28" end="24" resetval="0x0" description="DRAM TCMDCKE value in cycles. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCMDCKE_F1" width="5" begin="20" end="16" resetval="0x0" description="DRAM TCMDCKE value in cycles. FC=1 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TCMDCKE_F0" width="5" begin="12" end="8" resetval="0x0" description="DRAM TCMDCKE value in cycles. FC=0 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="TCKELPD_F2" width="5" begin="4" end="0" resetval="0x0" description="DRAM TCKELPD value in cycles. FC=2 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_106" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_106" offset="0x1A8" width="32" description="">
		<bitfield id="CKE_DELAY" width="3" begin="26" end="24" resetval="0x0" description="Additional cycles to delay CKE for status reporting. " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="ENABLE_QUICK_SREFRESH" width="1" begin="16" end="16" resetval="0x0" description="Allow user to interrupt memory initialization to enter self-refresh mode. Set to 1 to allow interruption. " range="16" rwaccess="R/W"/> 
		<bitfield id="SREFRESH_EXIT_NO_REFRESH" width="1" begin="8" end="8" resetval="0x0" description="Disables the automatic refresh request associated with self-refresh exit. Set to 1 to disable. " range="8" rwaccess="R/W"/> 
		<bitfield id="PWRUP_SREFRESH_EXIT" width="1" begin="0" end="0" resetval="0x0" description="Allow powerup via self-refresh instead of full memory initialization. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_107" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_107" offset="0x1AC" width="32" description="">
		<bitfield id="DFS_ZQ_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables ZQ calibration across all ranks during a DFS exit. Set to 1 to enable.  Not valid when operating in ZQ background mode. " range="16" rwaccess="R/W"/> 
		<bitfield id="DFS_STATUS" width="7" begin="14" end="8" resetval="0x0" description="Contains status and interrupt information related to DFS. Bit [0] set indicates that the DFS request from the hardware interface was ignored because param_dfs_enable was zero or because another HWI-initiated DFS operation was already in progress.  Bit [1] set indicates that a DFS operation initiated by the hardware interface was terminated because the PHY did not deassert dfi_init_complete within tDFI_INIT_START after the controller asserted dfi_init_start. Bit [2] set indicates that a hardware interface initiated DFS operation completed successfully. Bit [3] set indicates that the DFS command on the software interface was ignored either because param_dfs_enable was zero or because another SW-initiated DFS operation was already in progress.  Bit [4] set indicates that a DFS operation initiated by the software interface was terminated because the PHY did not deassert dfi_init_complete within tDFI_INIT_START after the controller asserted dfi_init_start.  Bit [5] set indicates that a software initiated DFS operation completed successfully. Bit [6] set indicates that the DFS logic entered the software wait state after a DFS operation completed.  Clear this bit to allow the logic to exit this wait state. " range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="DFS_CMD" width="5" begin="4" end="0" resetval="0x0" description=" lt Currently not supported gt  DFS software command request interface. Bit [0] sends the DFS exit request when set. Bit [1] sends the DFS enter request when set.  Bit [2] tells the controller to gate the memory clock before handing control to the PHY during a DFS operation. Bits [4" range="4 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_108" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_108" offset="0x1B0" width="32" description="">
		<bitfield id="DFS_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="DFS promotion number of long counts until the high priority request is asserted for frequency copy 1. Applies to SW and HW DFS commands. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="DFS_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="DFS promotion number of long counts until the high priority request is asserted for frequency copy 0. Applies to SW and HW DFS commands. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_109" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_109" offset="0x1B4" width="32" description="">
		<bitfield id="ZQ_STATUS_LOG" width="3" begin="18" end="16" resetval="0x0" description="Indicates what kind of ZQ command was terminated without execution that caused the ZQ status interrupt to assert. Bit [0] correlates to a ZQ cal init, reset, short or long command. Bit [1] correlates to a ZQ cal start command. Bit [2] correlates to a ZQ cal latch command. Value of 1 indicates that that type of command was received, but terminated without execution. READ-ONLY " range="18 - 16" rwaccess="R"/> 
		<bitfield id="DFS_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="DFS promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW and HW DFS commands. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_110" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_110" offset="0x1B8" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_111" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_111" offset="0x1BC" width="32" description="">
		<bitfield id="UPD_CTRLUPD_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the high priority request is asserted. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_CTRLUPD_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the normal priority request is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_112" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_112" offset="0x1C0" width="32" description="">
		<bitfield id="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="DFI control update SW promotion number of long counts until the high priority request is asserted. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_CTRLUPD_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the timeout is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_113" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_113" offset="0x1C4" width="32" description="">
		<bitfield id="UPD_CTRLUPD_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the normal priority request is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="DFI PHY update DFI promotion number of long counts until the high priority request is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_114" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_114" offset="0x1C8" width="32" description="">
		<bitfield id="UPD_CTRLUPD_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the timeout is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_CTRLUPD_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the high priority request is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_115" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_115" offset="0x1CC" width="32" description="">
		<bitfield id="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="DFI PHY update DFI promotion number of long counts until the high priority request is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="DFI control update SW promotion number of long counts until the high priority request is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_116" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_116" offset="0x1D0" width="32" description="">
		<bitfield id="UPD_CTRLUPD_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="DFI control update number of long counts until the high priority request is asserted. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_CTRLUPD_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the normal priority request is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_117" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_117" offset="0x1D4" width="32" description="">
		<bitfield id="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="DFI control update SW promotion number of long counts until the high priority request is asserted. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="UPD_CTRLUPD_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="DFI control update number of long counts until the timeout is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_118" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_118" offset="0x1D8" width="32" description="">
		<bitfield id="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="DFI PHY update DFI promotion number of long counts until the high priority request is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_119" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_119" offset="0x1DC" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_MAX timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_120" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_120" offset="0x1E0" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE0_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE0 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=0. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_121" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_121" offset="0x1E4" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE1_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE1 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=1. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_122" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_122" offset="0x1E8" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE2_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE2 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=2. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_123" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_123" offset="0x1EC" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE3_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE3 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=3. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_124" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_124" offset="0x1F0" width="32" description="">
		<bitfield id="PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI[4.0 and 4.0v2] PHY master request promotion number of regular [not long] counts until the high priority request is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_125" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_125" offset="0x1F4" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_RESP_F0" width="20" begin="19" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] to be set to 1 in the PHYMSTR_ERROR_STATUS parameter. FC=0 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_126" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_126" offset="0x1F8" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_MAX timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_127" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_127" offset="0x1FC" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE0_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE0 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=0. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_128" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_128" offset="0x200" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE1_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE1 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=1. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_129" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_129" offset="0x204" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE2_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE2 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=2. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_130" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_130" offset="0x208" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE3_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE3 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=3. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_131" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_131" offset="0x20C" width="32" description="">
		<bitfield id="PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI[4.0 and 4.0v2] PHY master request promotion number of regular [not long] counts until the high priority request is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_132" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_132" offset="0x210" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_RESP_F1" width="20" begin="19" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] to be set to 1 in the PHYMSTR_ERROR_STATUS parameter. FC=1 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_133" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_133" offset="0x214" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_MAX timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_134" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_134" offset="0x218" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE0_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE0 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=0. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_135" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_135" offset="0x21C" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE1_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE1 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=1. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_136" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_136" offset="0x220" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE2_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE2 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=2. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_137" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_137" offset="0x224" width="32" description="">
		<bitfield id="TDFI_PHYMSTR_MAX_TYPE3_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI 4.0v2 tPHYMSTR_MAX_TYPE3 timing parameter [in DFI clocks], the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack for dfi_phymstr_type=3. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PHYMSTR_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_138" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_138" offset="0x228" width="32" description="">
		<bitfield id="PHYMSTR_DFI4_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI[4.0 and 4.0v2] PHY master request promotion number of regular [not long] counts until the high priority request is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_139" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_139" offset="0x22C" width="32" description="">
		<bitfield id="PHYMSTR_NO_AREF" width="1" begin="24" end="24" resetval="0x0" description="isables refreshes during the PHY master interface sequence. Set to 1 to disable. Refreshes during reset are only supported for DFI 4.0 and this parameter may be set or cleared for DFI 4.0. For all other DFI versions, this parameter must be set to 1. " range="24" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHYMSTR_RESP_F2" width="20" begin="19" end="0" resetval="0x0" description="Defines the DFI tPHYMSTR_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] to be set to 1 in the PHYMSTR_ERROR_STATUS parameter. FC=2 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_140" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_140" offset="0x230" width="32" description="">
		<bitfield id="PHYMSTR_TRAIN_AFTER_INIT_COMPLETE" width="1" begin="16" end="16" resetval="0x0" description="Defines how the PHY will use the PHY Master Interface for training. Clear to 0 to perform training without the PHY Master Interface, or set to 1 to use the PHY Master Interface to gain control over the DFI bus after the dfi_init_complete signal assertion for the initial training. Default is cleared to 0. " range="16" rwaccess="R/W"/> 
		<bitfield id="PHYMSTR_DFI_VERSION_4P0V1" width="1" begin="8" end="8" resetval="0x0" description="Defines the version of the DFI 4.0 specification supported. Clear to 0 for DFI 4.0 version 2 PHY Master Interface, or set to 1 for DFI 4.0 version 1 PHY Master Interface. Default is cleared to 0 for version 2. " range="8" rwaccess="R/W"/> 
		<bitfield id="PHYMSTR_ERROR_STATUS" width="2" begin="1" end="0" resetval="0x0" description="Identifies the source of any DFI PHY Master Interface errors. Value of 1 indicates a timing violation of the associated timing parameter. Bit [0] set indicates a TDFI_PHYMSTR_MAX or TDFI_PHYMSTR_TYPEn_MAX parmaeter violation and bit [1] set indicates a TDFI_PHYMSTR_RESP parameter violation. READ-ONLY " range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_141" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_141" offset="0x234" width="32" description="">
		<bitfield id="MRR_TEMPCHK_NORM_THRESHOLD_F0" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the normal priority request is asserted. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_142" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_142" offset="0x238" width="32" description="">
		<bitfield id="MRR_TEMPCHK_HIGH_THRESHOLD_F0" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the high priority request is asserted. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_143" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_143" offset="0x23C" width="32" description="">
		<bitfield id="MRR_TEMPCHK_TIMEOUT_F0" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the timeout is asserted. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_144" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_144" offset="0x240" width="32" description="">
		<bitfield id="MRR_TEMPCHK_NORM_THRESHOLD_F1" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the normal priority request is asserted. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_145" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_145" offset="0x244" width="32" description="">
		<bitfield id="MRR_TEMPCHK_HIGH_THRESHOLD_F1" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the high priority request is asserted. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_146" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_146" offset="0x248" width="32" description="">
		<bitfield id="MRR_TEMPCHK_TIMEOUT_F1" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the timeout is asserted. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_147" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_147" offset="0x24C" width="32" description="">
		<bitfield id="MRR_TEMPCHK_NORM_THRESHOLD_F2" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the normal priority request is asserted. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_148" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_148" offset="0x250" width="32" description="">
		<bitfield id="MRR_TEMPCHK_HIGH_THRESHOLD_F2" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the high priority request is asserted. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_149" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_149" offset="0x254" width="32" description="">
		<bitfield id="PPR_CONTROL" width="1" begin="24" end="24" resetval="0x0" description="Enables the post-package repair feature. Set to 1 to enable. This parameter may only be programmed before initialization begins. " range="24" rwaccess="R/W"/> 
		<bitfield id="MRR_TEMPCHK_TIMEOUT_F2" width="24" begin="23" end="0" resetval="0x0" description="MRR temp check number of long counts until the timeout is asserted. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_150" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_150" offset="0x258" width="32" description="">
		<bitfield id="PPR_COMMAND_MRW_REGNUM" width="8" begin="15" end="8" resetval="0x0" description="Specifies the mode register to be used. Clear to 0 for MRW0 or program to 4 for MRW4. All other values are reserved.. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PPR_COMMAND" width="3" begin="2" end="0" resetval="0x0" description="Specifies the type of PPR command. Program to 1 for pre-charge all, program to 2 for MRW, program to 3 for activate, or program to 5 for write. All other values are reserved. WRITE-ONLY " range="2 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_151" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_151" offset="0x25C" width="32" description="">
		<bitfield id="PPR_COMMAND_MRW_DATA" width="17" begin="16" end="0" resetval="0x0" description="Specifies the data for the mode register write. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_152" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_152" offset="0x260" width="32" description="">
		<bitfield id="PPR_BANK_ADDRESS" width="4" begin="27" end="24" resetval="0x0" description="Specifies the bank for the row to be repaired. " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PPR_ROW_ADDRESS" width="17" begin="16" end="0" resetval="0x0" description="Specifies the encoded row address to be repaired. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_153" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_153" offset="0x264" width="32" description="">
		<bitfield id="PPR_CS_ADDRESS" width="1" begin="0" end="0" resetval="0x0" description="Specifies the chip select for the row to be repaired. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_154" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_154" offset="0x268" width="32" description="">
		<bitfield id="PPR_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_155" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_155" offset="0x26C" width="32" description="">
		<bitfield id="PPR_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_156" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_156" offset="0x270" width="32" description="">
		<bitfield id="CKSRX_F0" width="8" begin="31" end="24" resetval="0x0" description="Clock stable delay on self-refresh exit. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CKSRE_F0" width="8" begin="23" end="16" resetval="0x0" description="Clock hold delay on self-refresh entry. FC=0 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="FM_OVRIDE_CONTROL" width="1" begin="8" end="8" resetval="0x0" description="Enables the FM Override feature. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="PPR_STATUS" width="2" begin="1" end="0" resetval="0x0" description="Reports the status of the PPR operation. Bit [0] set indicates that PPR operations are now allowed and bit [1] set indicates if the last PPR command is complete. READ-ONLY " range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_157" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_157" offset="0x274" width="32" description="">
		<bitfield id="CKSRX_F2" width="8" begin="31" end="24" resetval="0x0" description="Clock stable delay on self-refresh exit. FC=2 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CKSRE_F2" width="8" begin="23" end="16" resetval="0x0" description="Clock hold delay on self-refresh entry. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CKSRX_F1" width="8" begin="15" end="8" resetval="0x0" description="Clock stable delay on self-refresh exit. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CKSRE_F1" width="8" begin="7" end="0" resetval="0x0" description="Clock hold delay on self-refresh entry. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_158" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_158" offset="0x278" width="32" description="">
		<bitfield id="LPI_SR_SHORT_WAKEUP_F0" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when LPDDR4 memory is in the self-refresh short state [with or without memory clock gating]. For LPDDR4, SR_SHORT is used to send few commands so this wakeup time must be cleared to ZERO and no LPI request needs to be asserted. FC=0 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_IDLE_WAKEUP_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_CTRL_WAKEUP timing parameter [in DFI clocks] to be driven when controller is idle. FC=0 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LP_CMD" width="7" begin="14" end="8" resetval="0x0" description="Low power software command request interface. Bit [0] controls exit, bit [1] controls entry, bits [4:2] define the low power state, bit [5] controls memory clock gating, bit [6] controls controller clock gating, and bit [7] controls lock. WRITE-ONLY " range="14 - 8" rwaccess="W"/> 
		<bitfield id="LOWPOWER_REFRESH_ENABLE" width="2" begin="1" end="0" resetval="0x0" description="Enable refreshes while in low power mode. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to disable. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_159" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_159" offset="0x27C" width="32" description="">
		<bitfield id="LPI_SRPD_SHORT_WAKEUP_F0" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down short state [with or without memory clock gating]. FC=0 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_PD_WAKEUP_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in any of the power-down states [with or without memory clock gating]. FC=0 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh long with memory and controller clock gating state. FC=0 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_LONG_WAKEUP_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh long state [with or without memory clock gating]. FC=0 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_160" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_160" offset="0x280" width="32" description="">
		<bitfield id="LPI_IDLE_WAKEUP_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_CTRL_WAKEUP timing parameter [in DFI clocks] to be driven when controller is idle. FC=1 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_TIMER_WAKEUP_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when the LPI timer expires. FC=0 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F0" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down long with memory and controller clock gating state. FC=0 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_LONG_WAKEUP_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down long state [with or without memory clock gating]. FC=0 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_161" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_161" offset="0x284" width="32" description="">
		<bitfield id="LPI_PD_WAKEUP_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in any of the power-down states [with or without memory clock gating]. FC=1 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh long with memory and controller clock gating state. FC=1 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_LONG_WAKEUP_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh long state [with or without memory clock gating]. FC=1 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_SHORT_WAKEUP_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when LPDDR4 memory is in the self-refresh short state [with or without memory clock gating]. For LPDDR4, SR_SHORT is used to send few commands so this wakeup time must be cleared to ZERO and no LPI request needs to be asserted. FC=1 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_162" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_162" offset="0x288" width="32" description="">
		<bitfield id="LPI_TIMER_WAKEUP_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when the LPI timer expires. FC=1 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F1" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down long with memory and controller clock gating state. FC=1 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_LONG_WAKEUP_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down long state [with or without memory clock gating]. FC=1 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_SHORT_WAKEUP_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down short state [with or without memory clock gating]. FC=1 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_163" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_163" offset="0x28C" width="32" description="">
		<bitfield id="LPI_SR_LONG_MCCLK_GATE_WAKEUP_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh long with memory and controller clock gating state. FC=2 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_LONG_WAKEUP_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh long state [with or without memory clock gating]. FC=2 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_SR_SHORT_WAKEUP_F2" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when LPDDR4 memory is in the self-refresh short state [with or without memory clock gating]. For LPDDR4, SR_SHORT is used to send few commands so this wakeup time must be cleared to ZERO and no LPI request needs to be asserted. FC=2 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_IDLE_WAKEUP_F2" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_CTRL_WAKEUP timing parameter [in DFI clocks] to be driven when controller is idle. FC=2 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_164" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_164" offset="0x290" width="32" description="">
		<bitfield id="LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down long with memory and controller clock gating state. FC=2 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_LONG_WAKEUP_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down long state [with or without memory clock gating]. FC=2 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_SRPD_SHORT_WAKEUP_F2" width="4" begin="11" end="8" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in the self-refresh power-down short state [with or without memory clock gating]. FC=2 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_PD_WAKEUP_F2" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when memory is in any of the power-down states [with or without memory clock gating]. FC=2 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_165" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_165" offset="0x294" width="32" description="">
		<bitfield id="LPI_CTRL_REQ_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables the dfi_lpi_ctrl_req signal for the LPI. This signal is only relevant for DFI versions 3.1 and beyond. Set to 1 to enable or clear to 0 to disable. " range="16" rwaccess="R/W"/> 
		<bitfield id="LPI_WAKEUP_EN" width="6" begin="13" end="8" resetval="0x0" description="Enables the various low power state wakeup parameters for LPI request uses. Bit [0] enables controller idle wakeup, bit [1] enables power-down wakeup, bit [2] enables either self-refresh short, self-refresh long with or without mem clk gating, either self-refresh power-down short, or self-refresh power-down long with or without mem clk gating, bit [3] enables self-refresh long with mem and ctlr clk gating or self-refresh power-down long with mem and ctlr clk gating, bit [4] enables the LPI timer expire wakeup, and bit [5] is reserved. Set each bit to 1 to enable the respective LP_WAKEUP value for the LPI request. " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="LPI_TIMER_WAKEUP_F2" width="4" begin="3" end="0" resetval="0x0" description="Defines the DFI tLP_WAKEUP timing parameter [in DFI clocks] to be driven when the LPI timer expires. FC=2 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_166" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_166" offset="0x298" width="32" description="">
		<bitfield id="LPI_WAKEUP_TIMEOUT" width="12" begin="27" end="16" resetval="0x0" description="Defines the LPI timeout time, the maximum cycles between a dfi_lp_req de-assertion and a dfi_lp_ack de-assertion. If this value is exceeded, an interrupt will occur. " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LPI_TIMER_COUNT" width="12" begin="11" end="0" resetval="0x0" description="Defines the LPI timer count. " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_167" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_167" offset="0x29C" width="32" description="">
		<bitfield id="LP_AUTO_EXIT_EN" width="4" begin="27" end="24" resetval="0x0" description="Enable auto exit from each of the low power states when a read or write command enters the command queue. Bit [0] controls power-down, bit [1] controls self-refresh long or self-refresh power-down long, bit [2] controls self-refresh long with memory and controller clock gating or self-refresh power-down long with memory and controller clock gating, and bit [3] controls self-refresh short or self-refresh power-down short. Set each bit to 1 to enable. " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="LP_AUTO_ENTRY_EN" width="4" begin="19" end="16" resetval="0x0" description="Enable auto entry into each of the low power states when the associated idle timer expires. Bit [0] controls power-down, bit [1] controls self-refresh long or self-refresh power-down long, bit [2] controls self-refresh long with memory and controller clock gating or self-refresh power-down long with memory and controller clock gating, and bit [3] controls self-refresh short or self-refresh power-down short. Set each bit to 1 to enable. " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="LP_STATE" width="7" begin="14" end="8" resetval="0x64" description="Low power state status parameter. Bits [5:0] indicate the current low power state and bit [6] set indicates that status bits are valid. READ-ONLY " range="14 - 8" rwaccess="R"/> 
		<bitfield id="TDFI_LP_RESP" width="3" begin="2" end="0" resetval="0x0" description="Defines the DFI tLP_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_lp_req assertion and a dfi_lp_ack assertion. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_168" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_168" offset="0x2A0" width="32" description="">
		<bitfield id="LP_AUTO_PD_IDLE" width="12" begin="19" end="8" resetval="0x0" description="Defines the idle time [in controller clocks] until the controller will automatically issue an entry into one of the power-down low power states. " range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="LP_AUTO_MEM_GATE_EN" width="3" begin="2" end="0" resetval="0x0" description="Enable memory clock gating when entering a low power state via the auto low power counters. Bit [0] controls power-down, bit [1] controls self-refresh long or self-refresh power-down long, and bit [2] controls self-refresh short or self-refresh power-down short. Set each bit to 1 to enable. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_169" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_169" offset="0x2A4" width="32" description="">
		<bitfield id="LP_AUTO_SR_LONG_MC_GATE_IDLE" width="8" begin="31" end="24" resetval="0x0" description="Defines the idle time [in long counts] until the controller will automatically issue an entry into the self-refresh long with memory and controller clock gating or self-refresh power-down long with memory and controller clock gating low power states. " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="LP_AUTO_SR_LONG_IDLE" width="8" begin="23" end="16" resetval="0x0" description="Defines the idle time [in long counts] until the controller will automatically issue an entry into the self-refresh long or self-refresh power-down long [with or without memory clock gating] low power states. " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="LP_AUTO_SR_SHORT_IDLE" width="12" begin="11" end="0" resetval="0x0" description="Defines the idle time [in controller clocks] until the controller will automatically issue an entry into the self-refresh short or self-refresh power-down short [with or without memory clock gating] low power states. " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_170" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_170" offset="0x2A8" width="32" description="">
		<bitfield id="HW_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="HW interface promotion number of long counts until the high priority request is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="HW_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="HW interface promotion number of long counts until the high priority request is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_171" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_171" offset="0x2AC" width="32" description="">
		<bitfield id="LPC_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="LPC promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW and auto low power commands. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="HW_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="HW interface promotion number of long counts until the high priority request is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_172" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_172" offset="0x2B0" width="32" description="">
		<bitfield id="LPC_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="LPC promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW and auto low power commands. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="LPC_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="LPC promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW and auto low power commands. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_173" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_173" offset="0x2B4" width="32" description="">
		<bitfield id="LPC_SR_EXIT_CMD_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable LPC to execute any of the commands on self-refresh exit while exiting. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="LPC_SR_PHYMSTR_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable LPC to execute a DFI PHY Master request on a self-refresh exit sequence. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="LPC_SR_PHYUPD_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable LPC to execute a DFI PHY update on a self-refresh exit sequence. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="LPC_SR_CTRLUPD_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable LPC to execute a DFI control update on a self-refresh exit sequence. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_174" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_174" offset="0x2B8" width="32" description="">
		<bitfield id="DFS_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable hardware dynamic frequency scaling. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="PWRDN_SHIFT_DELAY" width="9" begin="16" end="8" resetval="0x0" description="This parameter should be programmed to zero. Manual adjustment of inhibit_pwrdn_shift in memcd_strategy_data_delay. " range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="LPC_SR_ZQ_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable LPC to execute a ZQ calibration on a self-refresh exit sequence. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_175" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_175" offset="0x2BC" width="32" description="">
		<bitfield id="DFS_PHY_REG_WRITE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable a register write to the PHY during a frequency change. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="DFS_DLL_OFF" width="3" begin="2" end="0" resetval="0x0" description="Defines if the memory DLL must be off for the associated frequency set. Bit [0] corresponds to frequency set 0, bit [1] corresponds to frequency set 1, etc. Set each bit to 1 to require DLL off. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_176" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_176" offset="0x2C0" width="32" description="">
		<bitfield id="DFS_PHY_REG_WRITE_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Register address which will be written during a frequency change. Must be a PHY register address. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_177" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_177" offset="0x2C4" width="32" description="">
		<bitfield id="CURRENT_REG_COPY" width="2" begin="25" end="24" resetval="0x0" description="Indicates the current copy of timing parameters that is in use by the controller. " range="25 - 24" rwaccess="R"/> 
		<bitfield id="DFS_PHY_REG_WRITE_WAIT" width="16" begin="23" end="8" resetval="0x0" description="Defines the number of DFI PHY clocks that the controller will wait after issuing the register write to the PHY during a frequency change. " range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="DFS_PHY_REG_WRITE_MASK" width="4" begin="3" end="0" resetval="0x0" description="Register mask which will be written during a frequency change. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_178" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_178" offset="0x2C8" width="32" description="">
		<bitfield id="DFIBUS_BOOT_FREQ" width="2" begin="9" end="8" resetval="0x0" description="Defines the DFI bus boot frequency register copy " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="INIT_FREQ" width="2" begin="1" end="0" resetval="0x0" description="Specifies what frequency register copy will be in use by the memory after initialization completes. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_179" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_179" offset="0x2CC" width="32" description="">
		<bitfield id="DFS_PHY_REG_WRITE_DATA_F0" width="32" begin="31" end="0" resetval="0x0" description="Register data which will be written during a frequency change. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_180" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_180" offset="0x2D0" width="32" description="">
		<bitfield id="DFS_PHY_REG_WRITE_DATA_F1" width="32" begin="31" end="0" resetval="0x0" description="Register data which will be written during a frequency change. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_181" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_181" offset="0x2D4" width="32" description="">
		<bitfield id="DFS_PHY_REG_WRITE_DATA_F2" width="32" begin="31" end="0" resetval="0x0" description="Register data which will be written during a frequency change. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_182" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_182" offset="0x2D8" width="32" description="">
		<bitfield id="TDFI_INIT_START_F0" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter [in DFI clocks], the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_183" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_183" offset="0x2DC" width="32" description="">
		<bitfield id="TDFI_INIT_COMPLETE_F0" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter [in DFI clocks], the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY. FC=0 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_184" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_184" offset="0x2E0" width="32" description="">
		<bitfield id="TDFI_INIT_START_F1" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter [in DFI clocks], the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_185" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_185" offset="0x2E4" width="32" description="">
		<bitfield id="TDFI_INIT_COMPLETE_F1" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter [in DFI clocks], the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY. FC=1 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_186" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_186" offset="0x2E8" width="32" description="">
		<bitfield id="TDFI_INIT_START_F2" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter [in DFI clocks], the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_187" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_187" offset="0x2EC" width="32" description="">
		<bitfield id="TDFI_INIT_COMPLETE_F2" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter [in DFI clocks], the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY. FC=2 " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_188" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_188" offset="0x2F0" width="32" description="">
		<bitfield id="WRITE_MODEREG" width="27" begin="26" end="0" resetval="0x0" description="Write memory mode register data to the DRAMs. Bits [7:0] define the memory mode register number if bit [23] is set, bits [15:8] define the chip select if bit [24] is clear, bits [23:16] define which memory mode register/s to write, bit [24] defines whether all chip selects will be written, and bit [25] triggers the write. " range="26 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_189" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_189" offset="0x2F4" width="32" description="">
		<bitfield id="READ_MODEREG" width="17" begin="24" end="8" resetval="0x0" description="Read the specified memory mode register from specified chip when start bit set. Bits [7:0] define the memory mode register and bits [15:8] define the chip select. Set bit [16] to 1 to trigger. " range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="MRW_STATUS" width="8" begin="7" end="0" resetval="0x0" description="Write memory mode register status. Bit [0] set indicates a WRITE_MODEREG parameter programming error. Bit [1] set indicates a PASR error. Bit [2] is Reserved. Bit [3] set indicates a self-refresh or deep power-down error. Bit [4] set indicates that a write to MR3 or MR11 was attempted [WRITE_MODEREG bit [25] was asserted with bit [17] set, or bit [23] was asserted with bits [7:0] defining MR3 or MR11] during tZQCAL after a ZQ calibration start command. READ-ONLY " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_190" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_190" offset="0x2F8" width="32" description="">
		<bitfield id="AUTO_TEMPCHK_VAL_0" width="8" begin="31" end="24" resetval="0x0" description="MR4 data for all devices accessed by automatic MRR commands. Bits [3:0] correlate to the device on the lower byte, bits [7:4] correlate to the devices on the 2nd byte etc. Value indicates the OP7, OP2, OP1 and OP0 bits. READ-ONLY. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="PERIPHERAL_MRR_DATA" width="24" begin="23" end="0" resetval="0x0" description="Data and chip returned from memory mode register read requested by the READ_MODEREG parameter. Bits [7:0] indicate the read data and bits [15:8] indicate the chip. READ-ONLY " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_191" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_191" offset="0x2FC" width="32" description="">
		<bitfield id="MRW_DFS_UPDATE_FRC" width="2" begin="17" end="16" resetval="0x0" description="Defines the frequency register set to use when doing a software MRW with WRITE_MODEREG bit [26]. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="DISABLE_UPDATE_TVRCG" width="1" begin="8" end="8" resetval="0x0" description="Bypass changing for TVRCG during a DFS operation. Set to 1 to skip TVRCG. " range="8" rwaccess="R/W"/> 
		<bitfield id="AUTO_TEMPCHK_VAL_1" width="8" begin="7" end="0" resetval="0x0" description="MR4 data for all devices accessed by automatic MRR commands. Bits [3:0] correlate to the device on the lower byte, bits [7:4] correlate to the devices on the 2nd byte etc. Value indicates the OP7, OP2, OP1 and OP0 bits. READ-ONLY. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_192" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_192" offset="0x300" width="32" description="">
		<bitfield id="TVRCG_DISABLE_F0" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TVRCG_DISABLE time. FC=0 " range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="TVRCG_ENABLE_F0" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TVRCG_ENABLE time. FC=0 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_193" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_193" offset="0x304" width="32" description="">
		<bitfield id="TCKFSPX_F0" width="5" begin="28" end="24" resetval="0x0" description="JEDEC TCKFSPX, the frequency set point switching time. FC=0 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCKFSPE_F0" width="5" begin="20" end="16" resetval="0x0" description="JEDEC TCKFSPE, the frequency set point switching time. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TFC_F0" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TFC, the frequency set point switching time. FC=0 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_194" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_194" offset="0x308" width="32" description="">
		<bitfield id="TVREF_LONG_F0" width="20" begin="19" end="0" resetval="0x0" description="JEDEC TVREF, design will always use the long value. FC=0 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_195" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_195" offset="0x30C" width="32" description="">
		<bitfield id="TVRCG_DISABLE_F1" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TVRCG_DISABLE time. FC=1 " range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="TVRCG_ENABLE_F1" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TVRCG_ENABLE time. FC=1 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_196" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_196" offset="0x310" width="32" description="">
		<bitfield id="TCKFSPX_F1" width="5" begin="28" end="24" resetval="0x0" description="JEDEC TCKFSPX, the frequency set point switching time. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCKFSPE_F1" width="5" begin="20" end="16" resetval="0x0" description="JEDEC TCKFSPE, the frequency set point switching time. FC=1 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TFC_F1" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TFC, the frequency set point switching time. FC=1 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_197" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_197" offset="0x314" width="32" description="">
		<bitfield id="TVREF_LONG_F1" width="20" begin="19" end="0" resetval="0x0" description="JEDEC TVREF, design will always use the long value. FC=1 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_198" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_198" offset="0x318" width="32" description="">
		<bitfield id="TVRCG_DISABLE_F2" width="10" begin="25" end="16" resetval="0x0" description="JEDEC TVRCG_DISABLE time. FC=2 " range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="TVRCG_ENABLE_F2" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TVRCG_ENABLE time. FC=2 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_199" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_199" offset="0x31C" width="32" description="">
		<bitfield id="TCKFSPX_F2" width="5" begin="28" end="24" resetval="0x0" description="JEDEC TCKFSPX, the frequency set point switching time. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="TCKFSPE_F2" width="5" begin="20" end="16" resetval="0x0" description="JEDEC TCKFSPE, the frequency set point switching time. FC=2 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TFC_F2" width="10" begin="9" end="0" resetval="0x0" description="JEDEC TFC, the frequency set point switching time. FC=2 " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_200" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_200" offset="0x320" width="32" description="">
		<bitfield id="TVREF_LONG_F2" width="20" begin="19" end="0" resetval="0x0" description="JEDEC TVREF, design will always use the long value. FC=2 " range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_201" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_201" offset="0x324" width="32" description="">
		<bitfield id="MRR_PROMOTE_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="MRR promotion number of long counts until the high priority request is asserted. Applies to SW MRR commands. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="MRR_PROMOTE_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="MRR promotion number of long counts until the high priority request is asserted. Applies to SW MRR commands. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_202" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_202" offset="0x328" width="32" description="">
		<bitfield id="MRW_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="MRW promotion number of long counts until the high priority request is asserted. Applies to SW MRW commands. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="MRR_PROMOTE_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="MRR promotion number of long counts until the high priority request is asserted. Applies to SW MRR commands. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_203" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_203" offset="0x32C" width="32" description="">
		<bitfield id="MRW_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="MRW promotion number of long counts until the high priority request is asserted. Applies to SW MRW commands. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="MRW_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="MRW promotion number of long counts until the high priority request is asserted. Applies to SW MRW commands. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_204" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_204" offset="0x330" width="32" description="">
		<bitfield id="MR0_DATA_F0_0" width="17" begin="24" end="8" resetval="0x0" description="Data to program into memory mode register 0. FC=0 " range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="MR4_DLL_RST" width="1" begin="0" end="0" resetval="0x0" description="Asserted if DRAM DLL Reset bit resides in MR4. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_205" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_205" offset="0x334" width="32" description="">
		<bitfield id="MR1_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_206" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_206" offset="0x338" width="32" description="">
		<bitfield id="MR2_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_207" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_207" offset="0x33C" width="32" description="">
		<bitfield id="MR0_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_208" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_208" offset="0x340" width="32" description="">
		<bitfield id="MR1_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_209" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_209" offset="0x344" width="32" description="">
		<bitfield id="MR2_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_210" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_210" offset="0x348" width="32" description="">
		<bitfield id="MR0_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_211" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_211" offset="0x34C" width="32" description="">
		<bitfield id="MR1_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_212" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_212" offset="0x350" width="32" description="">
		<bitfield id="MR2_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_213" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_213" offset="0x354" width="32" description="">
		<bitfield id="MR0_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_214" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_214" offset="0x358" width="32" description="">
		<bitfield id="MR1_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_215" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_215" offset="0x35C" width="32" description="">
		<bitfield id="MR2_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_216" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_216" offset="0x360" width="32" description="">
		<bitfield id="MR0_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_217" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_217" offset="0x364" width="32" description="">
		<bitfield id="MR1_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_218" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_218" offset="0x368" width="32" description="">
		<bitfield id="MR2_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_219" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_219" offset="0x36C" width="32" description="">
		<bitfield id="MR0_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_220" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_220" offset="0x370" width="32" description="">
		<bitfield id="MR1_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_221" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_221" offset="0x374" width="32" description="">
		<bitfield id="MR2_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_222" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_222" offset="0x378" width="32" description="">
		<bitfield id="MRSINGLE_DATA_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register single write. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_223" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_223" offset="0x37C" width="32" description="">
		<bitfield id="MRSINGLE_DATA_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register single write. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_224" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_224" offset="0x380" width="32" description="">
		<bitfield id="MR3_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_225" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_225" offset="0x384" width="32" description="">
		<bitfield id="MR3_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_226" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_226" offset="0x388" width="32" description="">
		<bitfield id="MR3_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_227" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_227" offset="0x38C" width="32" description="">
		<bitfield id="MR3_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_228" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_228" offset="0x390" width="32" description="">
		<bitfield id="MR3_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_229" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_229" offset="0x394" width="32" description="">
		<bitfield id="MR3_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_230" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_230" offset="0x398" width="32" description="">
		<bitfield id="MR4_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_231" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_231" offset="0x39C" width="32" description="">
		<bitfield id="MR4_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_232" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_232" offset="0x3A0" width="32" description="">
		<bitfield id="MR4_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_233" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_233" offset="0x3A4" width="32" description="">
		<bitfield id="MR4_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_234" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_234" offset="0x3A8" width="32" description="">
		<bitfield id="MR4_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_235" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_235" offset="0x3AC" width="32" description="">
		<bitfield id="MR4_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_236" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_236" offset="0x3B0" width="32" description="">
		<bitfield id="MR5_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_237" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_237" offset="0x3B4" width="32" description="">
		<bitfield id="MR5_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_238" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_238" offset="0x3B8" width="32" description="">
		<bitfield id="MR5_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_239" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_239" offset="0x3BC" width="32" description="">
		<bitfield id="MR5_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_240" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_240" offset="0x3C0" width="32" description="">
		<bitfield id="MR5_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_241" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_241" offset="0x3C4" width="32" description="">
		<bitfield id="MR5_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_242" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_242" offset="0x3C8" width="32" description="">
		<bitfield id="MR6_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_243" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_243" offset="0x3CC" width="32" description="">
		<bitfield id="MR6_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_244" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_244" offset="0x3D0" width="32" description="">
		<bitfield id="MR6_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_245" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_245" offset="0x3D4" width="32" description="">
		<bitfield id="MR6_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_246" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_246" offset="0x3D8" width="32" description="">
		<bitfield id="MR6_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_247" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_247" offset="0x3DC" width="32" description="">
		<bitfield id="MR8_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 8 for each chip select. READ-ONLY. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="MR6_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_248" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_248" offset="0x3E0" width="32" description="">
		<bitfield id="MR10_DATA_F0_0" width="17" begin="24" end="8" resetval="0x0" description="Data to program into memory mode register 10. FC=0 " range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="MR8_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 8 for each chip select. READ-ONLY. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_249" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_249" offset="0x3E4" width="32" description="">
		<bitfield id="MR10_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 10. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_250" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_250" offset="0x3E8" width="32" description="">
		<bitfield id="MR10_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 10. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_251" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_251" offset="0x3EC" width="32" description="">
		<bitfield id="MR10_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 10. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_252" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_252" offset="0x3F0" width="32" description="">
		<bitfield id="MR10_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 10. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_253" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_253" offset="0x3F4" width="32" description="">
		<bitfield id="MR11_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MR10_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 10. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_254" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_254" offset="0x3F8" width="32" description="">
		<bitfield id="MR11_DATA_F1_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11. FC=1 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MR11_DATA_F0_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 11. FC=0 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MR11_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 11. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MR11_DATA_F1_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 11. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_255" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_255" offset="0x3FC" width="32" description="">
		<bitfield id="MR12_DATA_F0_0" width="17" begin="24" end="8" resetval="0x0" description="Data to program into memory mode register 12. FC=0 " range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="MR11_DATA_F2_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 11. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_256" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_256" offset="0x400" width="32" description="">
		<bitfield id="MR12_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 12. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_257" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_257" offset="0x404" width="32" description="">
		<bitfield id="MR12_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 12. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_258" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_258" offset="0x408" width="32" description="">
		<bitfield id="MR12_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 12. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_259" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_259" offset="0x40C" width="32" description="">
		<bitfield id="MR12_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 12. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_260" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_260" offset="0x410" width="32" description="">
		<bitfield id="MR12_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 12. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_261" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_261" offset="0x414" width="32" description="">
		<bitfield id="MR13_DATA_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 13. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_262" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_262" offset="0x418" width="32" description="">
		<bitfield id="MR13_DATA_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 13. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_263" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_263" offset="0x41C" width="32" description="">
		<bitfield id="MR14_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 14. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_264" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_264" offset="0x420" width="32" description="">
		<bitfield id="MR14_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 14. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_265" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_265" offset="0x424" width="32" description="">
		<bitfield id="MR14_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 14. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_266" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_266" offset="0x428" width="32" description="">
		<bitfield id="MR14_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 14. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_267" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_267" offset="0x42C" width="32" description="">
		<bitfield id="MR14_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 14. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_268" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_268" offset="0x430" width="32" description="">
		<bitfield id="MR16_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 16. " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MR14_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 14. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_269" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_269" offset="0x434" width="32" description="">
		<bitfield id="MR20_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 20. " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MR17_DATA_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 17. " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MR17_DATA_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 17. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MR16_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 16. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_270" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_270" offset="0x438" width="32" description="">
		<bitfield id="MR22_DATA_F0_0" width="17" begin="24" end="8" resetval="0x0" description="Data to program into memory mode register 22. FC=0 " range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="MR20_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 20. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_271" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_271" offset="0x43C" width="32" description="">
		<bitfield id="MR22_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 22. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_272" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_272" offset="0x440" width="32" description="">
		<bitfield id="MR22_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 22. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_273" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_273" offset="0x444" width="32" description="">
		<bitfield id="MR22_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 22. FC=0 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_274" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_274" offset="0x448" width="32" description="">
		<bitfield id="MR22_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 22. FC=1 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_275" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_275" offset="0x44C" width="32" description="">
		<bitfield id="MR22_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 22. FC=2 " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_276" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_276" offset="0x450" width="32" description="">
		<bitfield id="MR_FSP_DATA_VALID_F0" width="1" begin="24" end="24" resetval="0x0" description="Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter[s]. Value of 1 means memory was trained. FC=0 " range="24" rwaccess="R/W"/> 
		<bitfield id="MR23_DATA" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 23. " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_277" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_277" offset="0x454" width="32" description="">
		<bitfield id="DFS_FSP_INSYNC_INACTIVE" width="1" begin="24" end="24" resetval="0x0" description="When cleared, this indicates that the contents in memcd_param is new that the values in memory's MRx FSP reg and if a dfs occurs, they need to be updated. READ-ONLY " range="24" rwaccess="R"/> 
		<bitfield id="DFS_FSP_INSYNC_ACTIVE" width="1" begin="16" end="16" resetval="0x1" description="When cleared, this indicates that the contents in memcd_param is new that the values in memory's MRx FSP reg and if a dfs occurs, they need to be updated. READ-ONLY " range="16" rwaccess="R"/> 
		<bitfield id="MR_FSP_DATA_VALID_F2" width="1" begin="8" end="8" resetval="0x0" description="Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter[s]. Value of 1 means memory was trained. FC=2 " range="8" rwaccess="R/W"/> 
		<bitfield id="MR_FSP_DATA_VALID_F1" width="1" begin="0" end="0" resetval="0x0" description="Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter[s]. Value of 1 means memory was trained. FC=1 " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_278" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_278" offset="0x458" width="32" description="">
		<bitfield id="FSP_OP_CURRENT" width="1" begin="24" end="24" resetval="0x0" description="Reports which FSP set the memory is currently using. " range="24" rwaccess="R/W"/> 
		<bitfield id="FSP_STATUS" width="1" begin="16" end="16" resetval="0x0" description="Indicates that a DFS event caused the FSP mode registers to be updated. Value of 1 means that the FSP mode registers were changed. " range="16" rwaccess="R/W"/> 
		<bitfield id="DFS_ALWAYS_WRITE_FSP" width="1" begin="8" end="8" resetval="0x0" description="Forces all FSP mode registers to be written by the controller during a DFS event. Set to 1 to force the write. " range="8" rwaccess="R/W"/> 
		<bitfield id="FSP_PHY_UPDATE_MRW" width="1" begin="0" end="0" resetval="0x0" description="Identifies the logic responsible for updating MR12 and MR14 in memory. Clear to 0 for the controller, or set to 1 for the PHY or PI. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_279" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_279" offset="0x45C" width="32" description="">
		<bitfield id="FSP0_FRC" width="2" begin="25" end="24" resetval="0x0" description="Identifies which of the controller's frequency copy is associated with FSP0. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="FSP1_FRC_VALID" width="1" begin="16" end="16" resetval="0x0" description="Specifies whether the FSP set defined in the FSP1_FRC parameter reflects the frequency used to program the FSP1 registers. " range="16" rwaccess="R/W"/> 
		<bitfield id="FSP0_FRC_VALID" width="1" begin="8" end="8" resetval="0x0" description="Specifies whether the FSP set defined in the FSP0_FRC parameter reflects the frequency used to program the FSP0 registers. " range="8" rwaccess="R/W"/> 
		<bitfield id="FSP_WR_CURRENT" width="1" begin="0" end="0" resetval="0x0" description="Reports which FSP set the memory will target with write commands. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_280" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_280" offset="0x460" width="32" description="">
		<bitfield id="ADDR_SPACE" width="6" begin="29" end="24" resetval="0x0" description="Sets the number of address bits to check during BIST operation. " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="BIST_RESULT" width="2" begin="17" end="16" resetval="0x0" description="BIST operation status [pass/fail]. Bit [0] indicates data check status and bit [1] indicates address check status. Value of 1 is a passing result. READ-ONLY " range="17 - 16" rwaccess="R"/> 
		<bitfield id="BIST_GO" width="1" begin="8" end="8" resetval="0x0" description="Initiate a BIST operation. Set to 1 to trigger. WRITE-ONLY " range="8" rwaccess="W"/> 
		<bitfield id="FSP1_FRC" width="2" begin="1" end="0" resetval="0x0" description="Identifies which of the controller's frequency copy is associated with FSP1. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_281" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_281" offset="0x464" width="32" description="">
		<bitfield id="BIST_ADDR_CHECK" width="1" begin="8" end="8" resetval="0x0" description="Enable address checking with BIST operation. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="BIST_DATA_CHECK" width="1" begin="0" end="0" resetval="0x0" description="Enable data checking with BIST operation. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_282" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_282" offset="0x468" width="32" description="">
		<bitfield id="BIST_START_ADDRESS_0" width="32" begin="31" end="0" resetval="0x0" description="Start BIST checking at this address. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_283" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_283" offset="0x46C" width="32" description="">
		<bitfield id="BIST_START_ADDRESS_1" width="1" begin="0" end="0" resetval="0x0" description="Start BIST checking at this address. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_284" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_284" offset="0x470" width="32" description="">
		<bitfield id="BIST_DATA_MASK" width="32" begin="31" end="0" resetval="0x0" description="Mask applied to data for BIST error checking. Bit [0] controls memory data path bit [0], bit [1] controls memory data path bit [1], etc. Set each bit to 1 to mask. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_285" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_285" offset="0x474" width="32" description="">
		<bitfield id="BIST_TEST_MODE" width="3" begin="2" end="0" resetval="0x0" description="Sets the BIST test mode. Value of 0 specifies standard BIST operation, value of 1 specifies a reduced BIST operation, value of 2 specifies a self-refresh retention test, value of 3 specifies an idle retention test, and value of 4 specifies memory initalization function. All other values are reserved. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_286" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_286" offset="0x478" width="32" description="">
		<bitfield id="BIST_DATA_PATTERN_0" width="32" begin="31" end="0" resetval="0x0" description="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4. Only data corresponding to active portion of core word will be used while inactive portion will be ignored. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_287" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_287" offset="0x47C" width="32" description="">
		<bitfield id="BIST_DATA_PATTERN_1" width="32" begin="31" end="0" resetval="0x0" description="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4. Only data corresponding to active portion of core word will be used while inactive portion will be ignored. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_288" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_288" offset="0x480" width="32" description="">
		<bitfield id="BIST_ERR_STOP" width="12" begin="19" end="8" resetval="0x0" description="Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3. A value of 0 will allow the test to run to completion. " range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="BIST_RET_STATE" width="1" begin="0" end="0" resetval="0x0" description="Indicates if BIST is in a retention wait state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3. Value of 1 indicates BIST is waiting. READ-ONLY " range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_289" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_289" offset="0x484" width="32" description="">
		<bitfield id="LONG_COUNT_MASK" width="5" begin="28" end="24" resetval="0x0" description="Reduces the length of the long counter from 1024 cycles. The only supported values are 0x00 [1024 cycles], 0x10 [512 clocks], 0x18 [256 clocks], 0x1C [128 clocks], 0x1E [64 clocks] and 0x1F [32 clocks]. " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="BIST_RET_STATE_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Exit self-refresh or idle retention state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3. Set to 1 to trigger. WRITE-ONLY " range="16" rwaccess="W"/> 
		<bitfield id="BIST_ERR_COUNT" width="12" begin="11" end="0" resetval="0x0" description="Indicates the number of BIST errors found when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3. READ-ONLY " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_290" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_290" offset="0x488" width="32" description="">
		<bitfield id="AREF_MAX_CREDIT" width="5" begin="28" end="24" resetval="0x0" description="AREF number of posted refreshes until the maximum number of refresh credits has been reached. " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="AREF_MAX_DEFICIT" width="5" begin="20" end="16" resetval="0x0" description="AREF number of pending refreshes until the maximum number of refreshes has been exceeded. " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="AREF_HIGH_THRESHOLD" width="5" begin="12" end="8" resetval="0x0" description="AREF number of pending refreshes until the high priority request is asserted. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="AREF_NORM_THRESHOLD" width="5" begin="4" end="0" resetval="0x0" description="AREF number of pending refreshes until the normal priority request is asserted. " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_291" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_291" offset="0x48C" width="32" description="">
		<bitfield id="ZQ_CALSTART_NORM_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the normal priority request is asserted. This value should be scaled based on the number of ranks [chip selects] the controller handles. The more chip selects there are, the more rotations there are to go through, and the smaller this threshold should be. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQCS_OPT_THRESHOLD" width="3" begin="10" end="8" resetval="0x0" description="Number of clocks before ZQCS expires when the ZQ task will deassert its request for optimal command to command turn-around timing. " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="AREF_CMD_MAX_PER_TREFI" width="4" begin="3" end="0" resetval="0x0" description="Sets the maximum number of auto-refreshes that will be executed in a TREFI period - both normal and high priority. This does not prevent refreshes generated by sub-task requests such as a self-refresh exit and enter. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_292" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_292" offset="0x490" width="32" description="">
		<bitfield id="ZQ_CALLATCH_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ LATCH number of long counts until the high priority request is asserted. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALSTART_HIGH_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the high priority request is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_293" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_293" offset="0x494" width="32" description="">
		<bitfield id="ZQ_CS_HIGH_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the high priority request is asserted. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CS_NORM_THRESHOLD_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the normal priority request is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_294" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_294" offset="0x498" width="32" description="">
		<bitfield id="ZQ_CALLATCH_TIMEOUT_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ LATCH number of long counts until the timeout is asserted. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALSTART_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the timeout is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_295" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_295" offset="0x49C" width="32" description="">
		<bitfield id="ZQ_PROMOTE_THRESHOLD_F0" width="16" begin="31" end="16" resetval="0x0" description="ZQ SW promotion number of long counts until the high priority request is asserted. FC=0 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CS_TIMEOUT_F0" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the timeout is asserted. FC=0 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_296" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_296" offset="0x4A0" width="32" description="">
		<bitfield id="ZQ_CALSTART_HIGH_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the high priority request is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALSTART_NORM_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the normal priority request is asserted. This value should be scaled based on the number of ranks [chip selects] the controller handles. The more chip selects there are, the more rotations there are to go through, and the smaller this threshold should be. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_297" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_297" offset="0x4A4" width="32" description="">
		<bitfield id="ZQ_CS_NORM_THRESHOLD_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the normal priority request is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALLATCH_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ LATCH number of long counts until the high priority request is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_298" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_298" offset="0x4A8" width="32" description="">
		<bitfield id="ZQ_CALSTART_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the timeout is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CS_HIGH_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the high priority request is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_299" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_299" offset="0x4AC" width="32" description="">
		<bitfield id="ZQ_CS_TIMEOUT_F1" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the timeout is asserted. FC=1 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALLATCH_TIMEOUT_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ LATCH number of long counts until the timeout is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_300" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_300" offset="0x4B0" width="32" description="">
		<bitfield id="ZQ_CALSTART_NORM_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ START number of long counts until the normal priority request is asserted. This value should be scaled based on the number of ranks [chip selects] the controller handles. The more chip selects there are, the more rotations there are to go through, and the smaller this threshold should be. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_PROMOTE_THRESHOLD_F1" width="16" begin="15" end="0" resetval="0x0" description="ZQ SW promotion number of long counts until the high priority request is asserted. FC=1 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_301" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_301" offset="0x4B4" width="32" description="">
		<bitfield id="ZQ_CALLATCH_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ LATCH number of long counts until the high priority request is asserted. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALSTART_HIGH_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the high priority request is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_302" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_302" offset="0x4B8" width="32" description="">
		<bitfield id="ZQ_CS_HIGH_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ CS number of long counts until the high priority request is asserted. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CS_NORM_THRESHOLD_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the normal priority request is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_303" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_303" offset="0x4BC" width="32" description="">
		<bitfield id="ZQ_CALLATCH_TIMEOUT_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ LATCH number of long counts until the timeout is asserted. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CALSTART_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ START number of long counts until the timeout is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_304" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_304" offset="0x4C0" width="32" description="">
		<bitfield id="ZQ_PROMOTE_THRESHOLD_F2" width="16" begin="31" end="16" resetval="0x0" description="ZQ SW promotion number of long counts until the high priority request is asserted. FC=2 " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CS_TIMEOUT_F2" width="16" begin="15" end="0" resetval="0x0" description="ZQ CS number of long counts until the timeout is asserted. FC=2 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_305" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_305" offset="0x4C4" width="32" description="">
		<bitfield id="ZQINIT_F0" width="12" begin="19" end="8" resetval="0x0" description="Number of cycles needed for a ZQINIT command. FC=0 " range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="TIMEOUT_TIMER_LOG" width="8" begin="7" end="0" resetval="0x0" description="Reflects which timers experienced a timeout error [or had an uncleared error] when the timeout interrupt fired.  Bit [0] correlates to a ZQ cal init, cs, cl, or reset FM timeout.  Bit [1] correlates to the ZQ calstart FM timeout.  Bit [2] correlates to the ZQ callatch FM timeout.  Bit [3] correlates to the MRR temperature check FM timeout.  Bit [4] correlates to the DQS oscillator FM timeout.  Bit [5] correlates to the DFI update FM timeout.  Bit [6] correlates to the low power interface wakeup timeout.  Bit [7] correlates to the auto refresh max deficit timeout.  READ-ONLY " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_306" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_306" offset="0x4C8" width="32" description="">
		<bitfield id="ZQCS_F0" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQCS command. FC=0 " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQCL_F0" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQCL command. FC=0 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_307" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_307" offset="0x4CC" width="32" description="">
		<bitfield id="TZQLAT_F0" width="7" begin="22" end="16" resetval="0x0" description="Holds the DRAM ZQLAT value in cycles. FC=0 " range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="TZQCAL_F0" width="12" begin="11" end="0" resetval="0x0" description="Holds the DRAM ZQCAL value in cycles. FC=0 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_308" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_308" offset="0x4D0" width="32" description="">
		<bitfield id="ZQCL_F1" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQCL command. FC=1 " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQINIT_F1" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQINIT command. FC=1 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_309" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_309" offset="0x4D4" width="32" description="">
		<bitfield id="TZQCAL_F1" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value in cycles. FC=1 " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQCS_F1" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQCS command. FC=1 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_310" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_310" offset="0x4D8" width="32" description="">
		<bitfield id="ZQINIT_F2" width="12" begin="19" end="8" resetval="0x0" description="Number of cycles needed for a ZQINIT command. FC=2 " range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="TZQLAT_F1" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value in cycles. FC=1 " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_311" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_311" offset="0x4DC" width="32" description="">
		<bitfield id="ZQCS_F2" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQCS command. FC=2 " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQCL_F2" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQCL command. FC=2 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_312" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_312" offset="0x4E0" width="32" description="">
		<bitfield id="ZQ_SW_REQ_START_LATCH_MAP" width="2" begin="25" end="24" resetval="0x0" description="Specifies which chip selects will simultaneously receive a ZQ start or latch command once the ZQ_REQ parameter is written with a ZQ Start or ZQ Latch command. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="TZQLAT_F2" width="7" begin="22" end="16" resetval="0x0" description="Holds the DRAM ZQLAT value in cycles. FC=2 " range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="TZQCAL_F2" width="12" begin="11" end="0" resetval="0x0" description="Holds the DRAM ZQCAL value in cycles. FC=2 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_313" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_313" offset="0x4E4" width="32" description="">
		<bitfield id="ZQRESET_F0" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQRESET command. FC=0 " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_REQ_PENDING" width="1" begin="8" end="8" resetval="0x0" description="Indicates that a ZQ command is currently in progress or waiting to run. Value of 1 indicates command in progress or waiting to run. When this is asserted, no writes to ZQ_REQ should occur. READ-ONLY " range="8" rwaccess="R"/> 
		<bitfield id="ZQ_REQ" width="4" begin="3" end="0" resetval="0x0" description="User request to initiate a ZQ calibration. Program to 3 for ZQ Start, program to 4 for ZQ Initialization [ZQINIT], program to 5 for ZQ Latch, or program to 8 for ZQ Reset. Clearing to 0 will not trigger any ZQ command. This parameter should only be written when the ZQ_REQ_PENDING parameter is cleared to 0. WRITE-ONLY " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_314" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_314" offset="0x4E8" width="32" description="">
		<bitfield id="ZQRESET_F2" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQRESET command. FC=2 " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQRESET_F1" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQRESET command. FC=1 " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_315" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_315" offset="0x4EC" width="32" description="">
		<bitfield id="ZQ_CAL_LATCH_MAP_0" width="2" begin="25" end="24" resetval="0x0" description="Defines which chip select[s] will receive ZQ calibration latch commands simultaneously on iteration 0 of the ZQ LATCH initialization and periodic command sequences. Clear to all zeros for no ZQ LATCH commands. CS=0 " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="ZQ_CAL_START_MAP_0" width="2" begin="17" end="16" resetval="0x0" description="Defines which chip select[s] will receive ZQ calibration start commands simultaneously on iteration 0 of the ZQ START initialization and periodic command sequences. Clear to all zeros for no ZQ START commands. CS=0 " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQCS_ROTATE" width="1" begin="8" end="8" resetval="0x0" description="For memories that perform ZQ short commands [ZQCS], selects whether a ZQCS command will calibrate just one chip select or all chip selects. When rotation is off, all chip selects will be calibrated, requiring a longer time frame, but ZQ calibration will need to be performed less frequently. Set to 1 for rotating CS. For ZQ start/latch memories, this parameter is ignored. " range="8" rwaccess="R/W"/> 
		<bitfield id="NO_ZQ_INIT" width="1" begin="0" end="0" resetval="0x0" description="Disable ZQ operations during initialization. Set to 1 to disable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_316" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_316" offset="0x4F0" width="32" description="">
		<bitfield id="BANK_DIFF_1" width="2" begin="25" end="24" resetval="0x0" description="Encoded number of banks on the DRAM[s]. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="BANK_DIFF_0" width="2" begin="17" end="16" resetval="0x0" description="Encoded number of banks on the DRAM[s]. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="ZQ_CAL_LATCH_MAP_1" width="2" begin="9" end="8" resetval="0x0" description="Defines which chip select[s] will receive ZQ calibration latch commands simultaneously on iteration 1 of the ZQ LATCH initialization and periodic command sequences. Clear to all zeros for no ZQ LATCH commands. CS=1 " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ZQ_CAL_START_MAP_1" width="2" begin="1" end="0" resetval="0x0" description="Defines which chip select[s] will receive ZQ calibration start commands simultaneously on iteration 1 of the ZQ START initialization and periodic command sequences. Clear to all zeros for no ZQ START commands. CS=1 " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_317" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_317" offset="0x4F4" width="32" description="">
		<bitfield id="COL_DIFF_1" width="4" begin="27" end="24" resetval="0x0" description="Difference between number of column pins available and number being used. " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="COL_DIFF_0" width="4" begin="19" end="16" resetval="0x0" description="Difference between number of column pins available and number being used. " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ROW_DIFF_1" width="3" begin="10" end="8" resetval="0x0" description="Difference between number of address pins available and number being used. " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="ROW_DIFF_0" width="3" begin="2" end="0" resetval="0x0" description="Difference between number of address pins available and number being used. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_318" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_318" offset="0x4F8" width="32" description="">
		<bitfield id="CS_VAL_UPPER_0" width="16" begin="31" end="16" resetval="0x0" description="Upper bound address for chip select 0. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CS_VAL_LOWER_0" width="16" begin="15" end="0" resetval="0x0" description="Lower bound address for chip select 0. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_319" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_319" offset="0x4FC" width="32" description="">
		<bitfield id="CS_MSK_0" width="16" begin="23" end="8" resetval="0x0" description="Mask applied to the address decode for chip select 0. " range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="ROW_START_VAL_0" width="2" begin="1" end="0" resetval="0x0" description="Row start value for chip select 0. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_320" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_320" offset="0x500" width="32" description="">
		<bitfield id="CS_VAL_UPPER_1" width="16" begin="31" end="16" resetval="0x0" description="Upper bound address for chip select 1. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CS_VAL_LOWER_1" width="16" begin="15" end="0" resetval="0x0" description="Lower bound address for chip select 1. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_321" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_321" offset="0x504" width="32" description="">
		<bitfield id="CS_MAP_NON_POW2" width="2" begin="25" end="24" resetval="0x0" description="Defines which chip selects are non-power-of-2 memory sizes. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="CS_MSK_1" width="16" begin="23" end="8" resetval="0x0" description="Mask applied to the address decode for chip select 1. " range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="ROW_START_VAL_1" width="2" begin="1" end="0" resetval="0x0" description="Row start value for chip select 1. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_322" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_322" offset="0x508" width="32" description="">
		<bitfield id="APREBIT" width="5" begin="28" end="24" resetval="0x10" description="Location of the auto pre-charge bit in the DRAM address. " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="CS_LOWER_ADDR_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables moving the CS field to lower in the address map. When set to 1, the memory address map will be changed to ROW__CS__BANK. Please refer to the limitations before setting this bit. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_323" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_323" offset="0x50C" width="32" description="">
		<bitfield id="ADDR_COLLISION_MPM_DIS" width="1" begin="24" end="24" resetval="0x0" description="Disable address collision detection extension using micro page mask for command queue placement and selection. Set to 1 to disable. " range="24" rwaccess="R/W"/> 
		<bitfield id="ADDR_CMP_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable address collision detection as a rule for command queue placement. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="COMMAND_AGE_COUNT" width="8" begin="15" end="8" resetval="0x0" description="Initial value of individual command aging counters for command aging. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="AGE_COUNT" width="8" begin="7" end="0" resetval="0x0" description="Initial value of master aging-rate counter for command aging. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_324" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_324" offset="0x510" width="32" description="">
		<bitfield id="RW_SAME_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable read/write grouping as a rule for command queue placement. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="PRIORITY_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable priority as a rule for command queue placement. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="PLACEMENT_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable placement logic for command queue. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="BANK_SPLIT_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable bank splitting as a rule for command queue placement. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_325" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_325" offset="0x514" width="32" description="">
		<bitfield id="DISABLE_RW_GROUP_W_BNK_CONFLICT" width="2" begin="25" end="24" resetval="0x0" description="Disables placement to read/write group when grouping creates a bank collision. Bit [0] controls placement next to bank conflict command and bit [1] controls placement 2 away from bank conflict command. Set each bit to 1 to disable. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="W2R_SPLIT_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable splitting of commands to the same chip select from a write to a read command as a rule for command queue placement. " range="16" rwaccess="R/W"/> 
		<bitfield id="CS_SAME_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable chip select grouping when read/write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="RW_SAME_PAGE_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable page grouping when read/write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_326" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_326" offset="0x518" width="32" description="">
		<bitfield id="INHIBIT_DRAM_CMD" width="2" begin="25" end="24" resetval="0x0" description="Inhibit command types from being executed from the command queue. Clear to 0 to enable any command, program to 1 to inhibit read/write and bank commands, program to 2 to inhibit MRR and peripheral MRR commands, or program to 3 to inhibit MRR and read/write commands. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DISABLE_RD_INTERLEAVE" width="1" begin="16" end="16" resetval="0x0" description="Disable read data interleaving for commands from the same port, regardless of the requestor ID. " range="16" rwaccess="R/W"/> 
		<bitfield id="SWAP_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable command swapping logic in execution unit. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="NUM_Q_ENTRIES_ACT_DISABLE" width="5" begin="4" end="0" resetval="0x0" description="Number of queue entries in which ACT requests will be disabled. Programming to X will disable ACT requests from the X entries lowest in the command queue. " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_327" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_327" offset="0x51C" width="32" description="">
		<bitfield id="MEMDATA_RATIO_0" width="3" begin="26" end="24" resetval="0x0" description="Defines the ratio of the DRAM device size on chip select 0 to the memory data width. Program with the log2 ratio of the memory data width to the device data width. CS=0 " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="MEM_DP_REDUCTION" width="1" begin="16" end="16" resetval="0x0" description="Enable the half datapath feature of the controller. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="BURST_ON_FLY_BIT" width="4" begin="11" end="8" resetval="0x0" description="Identifies the burst-on-fly bit in the memory mode registers. " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CS_MAP" width="2" begin="1" end="0" resetval="0x0" description="Defines which chip selects are active. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_328" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_328" offset="0x520" width="32" description="">
		<bitfield id="DEVICE0_BYTE0_CS1" width="2" begin="25" end="24" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 0 on chip 1.  Used for MRRs to identify where data will be returned. DEV=0 " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="DEVICE1_BYTE0_CS0" width="2" begin="17" end="16" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 1 on chip 0.  Used for MRRs to identify where data will be returned. DEV=1 " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="DEVICE0_BYTE0_CS0" width="2" begin="9" end="8" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 0 on chip 0.  Used for MRRs to identify where data will be returned. DEV=0 " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MEMDATA_RATIO_1" width="3" begin="2" end="0" resetval="0x0" description="Defines the ratio of the DRAM device size on chip select 1 to the memory data width. Program with the log2 ratio of the memory data width to the device data width. CS=1 " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_329" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_329" offset="0x524" width="32" description="">
		<bitfield id="WR_ORDER_REQ" width="2" begin="25" end="24" resetval="0x0" description="Determines if the controller can re-order write commands from the same source ID and/or the same port. Bit [0] controls source ID usage and bit [1] controls port ID usage. Set each bit to 1 to enable usage in placement logic. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="IN_ORDER_ACCEPT" width="1" begin="16" end="16" resetval="0x0" description="Forces the controller to accept commands in the order in which they are placed in the command queue. " range="16" rwaccess="R/W"/> 
		<bitfield id="Q_FULLNESS" width="5" begin="12" end="8" resetval="0x0" description="Quantity that determines when the command queue almost full signal will assert [q_almost_full]. When cleared to 0, the q_almost_full signal will be driven to 0 irrespective of number of entries in the command queue. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="DEVICE1_BYTE0_CS1" width="2" begin="1" end="0" resetval="0x0" description="Defines the byte location of byte0 in the memory datapath for device 1 on chip 1.  Used for MRRs to identify where data will be returned. DEV=1 " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_330" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_330" offset="0x528" width="32" description="">
		<bitfield id="CTRLUPD_AREF_HP_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable an automatic controller-initiated update [dfi_ctrlupd_req] after every high priority refresh when executing as a subtask request. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="CTRLUPD_REQ_PER_AREF_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable an automatic controller-initiated update [dfi_ctrlupd_req] after every refresh. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="CTRLUPD_REQ" width="1" begin="8" end="8" resetval="0x0" description="Assert the DFI controller-initiated update request signal dfi_ctrlupd_req. Set to 1 to trigger. WRITE-ONLY " range="8" rwaccess="W"/> 
		<bitfield id="CONTROLLER_BUSY" width="1" begin="0" end="0" resetval="0x0" description="Indicator that the controller is processing a command. Evaluates all ports for outstanding transactions. Value of 1 indicates controller busy. READ-ONLY " range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_331" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_331" offset="0x52C" width="32" description="">
		<bitfield id="RD_PREAMBLE_TRAINING_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable read preamble training during gate training. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="PREAMBLE_SUPPORT_F2" width="2" begin="17" end="16" resetval="0x0" description="Selection the preamble for read and write burst transfers. FC=2 " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PREAMBLE_SUPPORT_F1" width="2" begin="9" end="8" resetval="0x0" description="Selection the preamble for read and write burst transfers. FC=1 " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PREAMBLE_SUPPORT_F0" width="2" begin="1" end="0" resetval="0x0" description="Selection the preamble for read and write burst transfers. FC=0 " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_332" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_332" offset="0x530" width="32" description="">
		<bitfield id="DFI_ERROR" width="3" begin="18" end="16" resetval="0x0" description="Indicates that the DFI error flag has been asserted. READ-ONLY " range="18 - 16" rwaccess="R"/> 
		<bitfield id="RD_DBI_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables controller support of DRAM DBI feature for read data with DDR4 devices. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="WR_DBI_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables controller support of DRAM DBI feature for write data with DDR4 devices. Set to 1 to enable. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_333" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_333" offset="0x534" width="32" description="">
		<bitfield id="BG_ROTATE_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable bank group rotation. Set to 1 to enable. " range="16" rwaccess="R/W"/> 
		<bitfield id="DFI_ERROR_INFO" width="12" begin="11" end="0" resetval="0x0" description="Holds the encoded DFI error type associated with the DFI_ERROR parameter assertion. READ-ONLY " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_334" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_334" offset="0x538" width="32" description="">
		<bitfield id="INT_STATUS_MASTER" width="32" begin="31" end="0" resetval="0x0" description="Master status reporting register for interrupt status groups. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_335" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_335" offset="0x53C" width="32" description="">
		<bitfield id="INT_MASK_MASTER" width="32" begin="31" end="0" resetval="0x0" description="Master mask register for interrupt status groups. WRITE-ONLY" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_336" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_336" offset="0x540" width="32" description="">
		<bitfield id="INT_STATUS_TIMEOUT" width="32" begin="31" end="0" resetval="0x0" description="Status of interrupts in the controller related to Timeout monitors. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_337" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_337" offset="0x544" width="32" description="">
		<bitfield id="INT_STATUS_LOWPOWER" width="16" begin="31" end="16" resetval="0x0" description="Status of interrupts in the controller related to Low Power. READ-ONLY" range="31 - 16" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_338" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_338" offset="0x548" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_339" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_339" offset="0x54C" width="32" description="">
		<bitfield id="INT_STATUS_TRAINING" width="32" begin="31" end="0" resetval="0x0" description="Status of interrupts in the controller related to Training/Calibration. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_340" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_340" offset="0x550" width="32" description="">
		<bitfield id="INT_STATUS_USERIF" width="32" begin="31" end="0" resetval="0x0" description="Status of interrupts in the controller related to ASIC to Controller Interface. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_341" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_341" offset="0x554" width="32" description="">
		<bitfield id="INT_STATUS_BIST" width="8" begin="23" end="16" resetval="0x0" description="Status of interrupts in the controller related to BIST. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="INT_STATUS_MISC" width="16" begin="15" end="0" resetval="0x0" description="Status of interrupts in the controller related to Miscellaneous features. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_342" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_342" offset="0x558" width="32" description="">
		<bitfield id="INT_STATUS_INIT" width="8" begin="31" end="24" resetval="0x0" description="Status of interrupts in the controller related to Initialization. READ-ONLY" range="31 - 24" rwaccess="R"/> 
		<bitfield id="INT_STATUS_FREQ" width="8" begin="23" end="16" resetval="0x0" description="Status of interrupts in the controller related to Frequency Scaling. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="INT_STATUS_DFI" width="8" begin="7" end="0" resetval="0x0" description="Status of interrupts in the controller related to DFI. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_343" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_343" offset="0x55C" width="32" description="">
		<bitfield id="INT_STATUS_PARITY" width="8" begin="15" end="8" resetval="0x0" description="Status of interrupts in the controller related to Parity. READ-ONLY" range="15 - 8" rwaccess="R"/> 
		<bitfield id="INT_STATUS_MODE" width="8" begin="7" end="0" resetval="0x0" description="Status of interrupts in the controller related to Memory Mode Settings. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_344" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_344" offset="0x560" width="32" description="">
		<bitfield id="INT_ACK_TIMEOUT" width="32" begin="31" end="0" resetval="0x0" description="Clear status of the INT_STATUS_TIMEOUT parameter. WRITE-ONLY" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_345" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_345" offset="0x564" width="32" description="">
		<bitfield id="INT_ACK_LOWPOWER" width="16" begin="31" end="16" resetval="0x0" description="Clear status of the INT_STATUS_LOWPOWER parameter. WRITE-ONLY" range="31 - 16" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_346" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_346" offset="0x568" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_347" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_347" offset="0x56C" width="32" description="">
		<bitfield id="INT_ACK_TRAINING" width="32" begin="31" end="0" resetval="0x0" description="Clear status of the INT_STATUS_TRAINING parameter. WRITE-ONLY" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_348" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_348" offset="0x570" width="32" description="">
		<bitfield id="INT_ACK_USERIF" width="32" begin="31" end="0" resetval="0x0" description="Clear status of the INT_STATUS_USERIF parameter. WRITE-ONLY" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_349" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_349" offset="0x574" width="32" description="">
		<bitfield id="INT_ACK_BIST" width="8" begin="23" end="16" resetval="0x0" description="Clear status of the INT_STATUS_BIST parameter. WRITE-ONLY" range="23 - 16" rwaccess="W"/> 
		<bitfield id="INT_ACK_MISC" width="16" begin="15" end="0" resetval="0x0" description="Clear status of the INT_STATUS_MISC parameter. WRITE-ONLY" range="15 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_350" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_350" offset="0x578" width="32" description="">
		<bitfield id="INT_ACK_INIT" width="8" begin="31" end="24" resetval="0x0" description="Clear status of the INT_STATUS_INIT parameter. WRITE-ONLY" range="31 - 24" rwaccess="W"/> 
		<bitfield id="INT_ACK_FREQ" width="8" begin="23" end="16" resetval="0x0" description="Clear status of the INT_STATUS_FREQ parameter. WRITE-ONLY" range="23 - 16" rwaccess="W"/> 
		<bitfield id="INT_ACK_DFI" width="8" begin="7" end="0" resetval="0x0" description="Clear status of the INT_STATUS_DFI parameter. WRITE-ONLY" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_351" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_351" offset="0x57C" width="32" description="">
		<bitfield id="INT_ACK_PARITY" width="8" begin="15" end="8" resetval="0x0" description="Clear status of the INT_STATUS_PARITY parameter. WRITE-ONLY" range="15 - 8" rwaccess="W"/> 
		<bitfield id="INT_ACK_MODE" width="8" begin="7" end="0" resetval="0x0" description="Clear status of the INT_STATUS_MODE parameter. WRITE-ONLY" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_352" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_352" offset="0x580" width="32" description="">
		<bitfield id="INT_MASK_TIMEOUT" width="32" begin="31" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_TIMEOUT parameter" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_353" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_353" offset="0x584" width="32" description="">
		<bitfield id="INT_MASK_LOWPOWER" width="16" begin="31" end="16" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_LOWPOWER parameter" range="31 - 16" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_354" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_354" offset="0x588" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_355" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_355" offset="0x58C" width="32" description="">
		<bitfield id="INT_MASK_TRAINING" width="32" begin="31" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_TRAINING parameter" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_356" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_356" offset="0x590" width="32" description="">
		<bitfield id="INT_MASK_USERIF" width="32" begin="31" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_USERIF parameter" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_357" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_357" offset="0x594" width="32" description="">
		<bitfield id="INT_MASK_BIST" width="8" begin="23" end="16" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_BIST parameter" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="INT_MASK_MISC" width="16" begin="15" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_MISC parameter" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_358" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_358" offset="0x598" width="32" description="">
		<bitfield id="INT_MASK_INIT" width="8" begin="31" end="24" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_INIT parameter" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INT_MASK_FREQ" width="8" begin="23" end="16" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_FREQ parameter" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="INT_MASK_DFI" width="8" begin="7" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_DFI parameter" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_359" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_359" offset="0x59C" width="32" description="">
		<bitfield id="INT_MASK_PARITY" width="8" begin="15" end="8" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_PARITY parameter" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="INT_MASK_MODE" width="8" begin="7" end="0" resetval="0x0" description="Mask for the controller_int signal from the INT_MASK_MODE parameter" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_360" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_360" offset="0x5A0" width="32" description="">
		<bitfield id="OUT_OF_RANGE_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of command that caused an out-of-range interrupt. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_361" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_361" offset="0x5A4" width="32" description="">
		<bitfield id="OUT_OF_RANGE_TYPE" width="7" begin="30" end="24" resetval="0x0" description="Type of command that caused an out-of-range interrupt. READ-ONLY" range="30 - 24" rwaccess="R"/> 
		<bitfield id="OUT_OF_RANGE_LENGTH" width="11" begin="18" end="8" resetval="0x0" description="Length of command that caused an out-of-range interrupt. READ-ONLY" range="18 - 8" rwaccess="R"/> 
		<bitfield id="OUT_OF_RANGE_ADDR_1" width="1" begin="0" end="0" resetval="0x0" description="Address of command that caused an out-of-range interrupt. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_362" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_362" offset="0x5A8" width="32" description="">
		<bitfield id="OUT_OF_RANGE_SOURCE_ID" width="6" begin="5" end="0" resetval="0x0" description="Source ID of command that caused an out-of-range interrupt. READ-ONLY" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_363" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_363" offset="0x5AC" width="32" description="">
		<bitfield id="BIST_EXP_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_364" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_364" offset="0x5B0" width="32" description="">
		<bitfield id="BIST_EXP_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_365" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_365" offset="0x5B4" width="32" description="">
		<bitfield id="BIST_FAIL_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_366" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_366" offset="0x5B8" width="32" description="">
		<bitfield id="BIST_FAIL_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_367" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_367" offset="0x5BC" width="32" description="">
		<bitfield id="BIST_FAIL_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_368" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_368" offset="0x5C0" width="32" description="">
		<bitfield id="BIST_FAIL_ADDR_1" width="1" begin="0" end="0" resetval="0x0" description="Address of BIST error. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_369" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_369" offset="0x5C4" width="32" description="">
		<bitfield id="PORT_CMD_ERROR_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Address of command that caused the PORT command error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_370" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_370" offset="0x5C8" width="32" description="">
		<bitfield id="TODTL_2CMD_F0" width="8" begin="31" end="24" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PORT_CMD_ERROR_TYPE" width="2" begin="17" end="16" resetval="0x0" description="Type of error and access type that caused the PORT command error. READ-ONLY" range="17 - 16" rwaccess="R"/> 
		<bitfield id="PORT_CMD_ERROR_ID" width="6" begin="13" end="8" resetval="0x0" description="Source ID of command that caused the PORT command error. READ-ONLY" range="13 - 8" rwaccess="R"/> 
		<bitfield id="PORT_CMD_ERROR_ADDR_1" width="1" begin="0" end="0" resetval="0x0" description="Address of command that caused the PORT command error. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_371" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_371" offset="0x5CC" width="32" description="">
		<bitfield id="TODTH_WR_F1" width="4" begin="27" end="24" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a write command. FC=1 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TODTL_2CMD_F1" width="8" begin="23" end="16" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command. FC=1 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TODTH_RD_F0" width="4" begin="11" end="8" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a read command. FC=0 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TODTH_WR_F0" width="4" begin="3" end="0" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a write command. FC=0 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_372" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_372" offset="0x5D0" width="32" description="">
		<bitfield id="TODTH_RD_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a read command. FC=2 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TODTH_WR_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a write command. FC=2 " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TODTL_2CMD_F2" width="8" begin="15" end="8" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TODTH_RD_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the DRAM minimum ODT high time after an ODT assertion for a read command. FC=1 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_373" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_373" offset="0x5D4" width="32" description="">
		<bitfield id="EN_ODT_ASSERT_EXCEPT_RD" width="1" begin="24" end="24" resetval="0x0" description="Enable controller to assert ODT at all times except during reads. Assumes single ODT pin connected. Set to 1 to enable. " range="24" rwaccess="R/W"/> 
		<bitfield id="ODT_EN_F2" width="1" begin="16" end="16" resetval="0x0" description="Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed. FC=2 " range="16" rwaccess="R/W"/> 
		<bitfield id="ODT_EN_F1" width="1" begin="8" end="8" resetval="0x0" description="Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed. FC=1 " range="8" rwaccess="R/W"/> 
		<bitfield id="ODT_EN_F0" width="1" begin="0" end="0" resetval="0x0" description="Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed. FC=0 " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_374" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_374" offset="0x5D8" width="32" description="">
		<bitfield id="ODT_RD_MAP_CS0" width="2" begin="25" end="24" resetval="0x0" description="Determines which chip[s] will have termination when a read occurs. Set bit X to enable termination on csX when a read is performed. CS=0 " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WR_TO_ODTH_F2" width="6" begin="21" end="16" resetval="0x0" description="Defines the delay from a write command to ODT assertion. FC=2 " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="WR_TO_ODTH_F1" width="6" begin="13" end="8" resetval="0x0" description="Defines the delay from a write command to ODT assertion. FC=1 " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="WR_TO_ODTH_F0" width="6" begin="5" end="0" resetval="0x0" description="Defines the delay from a write command to ODT assertion. FC=0 " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_375" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_375" offset="0x5DC" width="32" description="">
		<bitfield id="RD_TO_ODTH_F0" width="6" begin="29" end="24" resetval="0x0" description="Defines the delay from a read command to ODT assertion. FC=0 " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="ODT_WR_MAP_CS1" width="2" begin="17" end="16" resetval="0x0" description="Determines which chip[s] will have termination when a write occurs. Set bit X to enable termination on csX when a write is performed. CS=1 " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="ODT_RD_MAP_CS1" width="2" begin="9" end="8" resetval="0x0" description="Determines which chip[s] will have termination when a read occurs. Set bit X to enable termination on csX when a read is performed. CS=1 " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ODT_WR_MAP_CS0" width="2" begin="1" end="0" resetval="0x0" description="Determines which chip[s] will have termination when a write occurs. Set bit X to enable termination on csX when a write is performed. CS=0 " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_376" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_376" offset="0x5E0" width="32" description="">
		<bitfield id="RW2MRW_DLY_F1" width="5" begin="28" end="24" resetval="0x8" description="Additional delay to insert between read or write and mode_reg_write. Allowed programming dependent on memory system. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RW2MRW_DLY_F0" width="5" begin="20" end="16" resetval="0x8" description="Additional delay to insert between read or write and mode_reg_write. Allowed programming dependent on memory system. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_TO_ODTH_F2" width="6" begin="13" end="8" resetval="0x0" description="Defines the delay from a read command to ODT assertion. FC=2 " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RD_TO_ODTH_F1" width="6" begin="5" end="0" resetval="0x0" description="Defines the delay from a read command to ODT assertion. FC=1 " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_377" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_377" offset="0x5E4" width="32" description="">
		<bitfield id="W2R_DIFFCS_DLY_F0" width="5" begin="28" end="24" resetval="0x1" description="Additional delay to insert between writes and reads to different chip selects. Allowed programming dependent on memory system. FC=0 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="R2W_DIFFCS_DLY_F0" width="5" begin="20" end="16" resetval="0x1" description="Additional delay to insert between reads and writes to different chip selects. Program to a non-zero value. FC=0 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="R2R_DIFFCS_DLY_F0" width="5" begin="12" end="8" resetval="0x1" description="Additional delay to insert between reads to different chip selects. Program to a non-zero value. FC=0 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RW2MRW_DLY_F2" width="5" begin="4" end="0" resetval="0x8" description="Additional delay to insert between read or write and mode_reg_write. Allowed programming dependent on memory system. FC=2 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_378" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_378" offset="0x5E8" width="32" description="">
		<bitfield id="W2R_DIFFCS_DLY_F1" width="5" begin="28" end="24" resetval="0x1" description="Additional delay to insert between writes and reads to different chip selects. Allowed programming dependent on memory system. FC=1 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="R2W_DIFFCS_DLY_F1" width="5" begin="20" end="16" resetval="0x1" description="Additional delay to insert between reads and writes to different chip selects. Program to a non-zero value. FC=1 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="R2R_DIFFCS_DLY_F1" width="5" begin="12" end="8" resetval="0x1" description="Additional delay to insert between reads to different chip selects. Program to a non-zero value. FC=1 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="W2W_DIFFCS_DLY_F0" width="5" begin="4" end="0" resetval="0x1" description="Additional delay to insert between writes to different chip selects. Program to a non-zero value. FC=0 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_379" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_379" offset="0x5EC" width="32" description="">
		<bitfield id="W2R_DIFFCS_DLY_F2" width="5" begin="28" end="24" resetval="0x1" description="Additional delay to insert between writes and reads to different chip selects. Allowed programming dependent on memory system. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="R2W_DIFFCS_DLY_F2" width="5" begin="20" end="16" resetval="0x1" description="Additional delay to insert between reads and writes to different chip selects. Program to a non-zero value. FC=2 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="R2R_DIFFCS_DLY_F2" width="5" begin="12" end="8" resetval="0x1" description="Additional delay to insert between reads to different chip selects. Program to a non-zero value. FC=2 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="W2W_DIFFCS_DLY_F1" width="5" begin="4" end="0" resetval="0x1" description="Additional delay to insert between writes to different chip selects. Program to a non-zero value. FC=1 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_380" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_380" offset="0x5F0" width="32" description="">
		<bitfield id="R2W_SAMECS_DLY_F2" width="5" begin="28" end="24" resetval="0x2" description="Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value. FC=2 " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="R2W_SAMECS_DLY_F1" width="5" begin="20" end="16" resetval="0x2" description="Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value. FC=1 " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="R2W_SAMECS_DLY_F0" width="5" begin="12" end="8" resetval="0x2" description="Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value. FC=0 " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="W2W_DIFFCS_DLY_F2" width="5" begin="4" end="0" resetval="0x1" description="Additional delay to insert between writes to different chip selects. Program to a non-zero value. FC=2 " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_381" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_381" offset="0x5F4" width="32" description="">
		<bitfield id="TDQSCK_MAX_F0" width="4" begin="27" end="24" resetval="0x0" description="Additional delay needed for tDQSCK. FC=0 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="W2W_SAMECS_DLY" width="5" begin="20" end="16" resetval="0x0" description="Additional delay to insert between two writes to the same chip select. Any value including 0 supported. " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="W2R_SAMECS_DLY" width="5" begin="12" end="8" resetval="0x0" description="Additional delay to insert between writes and reads to the same chip select. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="R2R_SAMECS_DLY" width="5" begin="4" end="0" resetval="0x0" description="Additional delay to insert between two reads to the same chip select. Any value including 0 supported. " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_382" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_382" offset="0x5F8" width="32" description="">
		<bitfield id="TDQSCK_MAX_F2" width="4" begin="27" end="24" resetval="0x0" description="Additional delay needed for tDQSCK. FC=2 " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TDQSCK_MIN_F1" width="3" begin="18" end="16" resetval="0x0" description="Additional delay needed for tDQSCK. FC=1 " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="TDQSCK_MAX_F1" width="4" begin="11" end="8" resetval="0x0" description="Additional delay needed for tDQSCK. FC=1 " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TDQSCK_MIN_F0" width="3" begin="2" end="0" resetval="0x0" description="Additional delay needed for tDQSCK. FC=0 " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_383" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_383" offset="0x5FC" width="32" description="">
		<bitfield id="AXI0_R_PRIORITY" width="3" begin="26" end="24" resetval="0x0" description="Priority of read commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low. " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="AXI0_FIXED_PORT_PRIORITY_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Defines the priority control for AXI port 0 as per-port or per-command. Set to 1 for per-port with priority defined through the AXI.0._R_PRIORITY and AXI.0._W_PRIORITY parameters. Clear to 0 for per-command. " range="16" rwaccess="R/W"/> 
		<bitfield id="AXI0_ALL_STROBES_USED_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Enables use of the AWALLSTRB signal for AXI port 0. Set to 1 to enable. " range="8" rwaccess="R/W"/> 
		<bitfield id="TDQSCK_MIN_F2" width="3" begin="2" end="0" resetval="0x0" description="Additional delay needed for tDQSCK. FC=2 " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_384" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_384" offset="0x600" width="32" description="">
		<bitfield id="TDFI_PHY_RDLAT_F0" width="8" begin="31" end="24" resetval="0x6" description="Defines the DFI tPHY_RDLAT timing parameter [in DFI PHY clocks], the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MEM_RST_VALID" width="1" begin="16" end="16" resetval="0x0" description="Register access to mem_rst_valid signal. READ-ONLY " range="16" rwaccess="R"/> 
		<bitfield id="CKE_STATUS" width="2" begin="9" end="8" resetval="0x0" description="Register access to cke_status signal. READ-ONLY " range="9 - 8" rwaccess="R"/> 
		<bitfield id="AXI0_W_PRIORITY" width="3" begin="2" end="0" resetval="0x0" description="Priority of write commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_385" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_385" offset="0x604" width="32" description="">
		<bitfield id="TDFI_CTRLUPD_MAX_F0" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter [in DFI clocks], the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_386" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_386" offset="0x608" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE0_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE0 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_387" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_387" offset="0x60C" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE1_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE1 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit [2] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_388" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_388" offset="0x610" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE2_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE2 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit [3] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_389" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_389" offset="0x614" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE3_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE3 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit [4] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_390" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_390" offset="0x618" width="32" description="">
		<bitfield id="TDFI_PHYUPD_RESP_F0" width="23" begin="22" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit [5] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_391" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_391" offset="0x61C" width="32" description="">
		<bitfield id="TDFI_CTRLUPD_INTERVAL_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter [in DFI clocks], the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit [6] set in the UPDATE_ERROR_STATUS parameter. FC=0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_392" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_392" offset="0x620" width="32" description="">
		<bitfield id="TDFI_RDDATA_EN_F0" width="8" begin="31" end="24" resetval="0x0" description="DFI tRDDATA_EN timing parameter.  This is the number of DFI data phases between a read command and the first assertion of dfi_rddata_en_pN. FC=0 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TDFI_RDCSLAT_F0" width="8" begin="23" end="16" resetval="0x0" description="Defines the DFI tPHY_RDCSLAT timing parameter [in DFI PHY clocks], the maximum cycles between a read command and a dfi_rddata_cs_n assertion. FC=0 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHY_WRDATA_F0" width="3" begin="10" end="8" resetval="0x0" description="Defines the DFI tPHY_WRDATA timing parameter [in DFI PHY clocks], the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal. FC=0 " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_CTRL_DELAY_F0" width="4" begin="3" end="0" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter [in DFI clocks], the delay between a DFI command change and a memory command. FC=0 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_393" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_393" offset="0x624" width="32" description="">
		<bitfield id="TDFI_PHY_RDLAT_F1" width="8" begin="23" end="16" resetval="0x6" description="Defines the DFI tPHY_RDLAT timing parameter [in DFI PHY clocks], the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion. FC=1 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHY_WRLAT_F0" width="8" begin="15" end="8" resetval="0x0" description="DFI tPHY_WRLAT timing parameter. This is the number of DFI data phases between a write command and the first assertion of dfi_wrdata_en_pN. FC=0 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_WRCSLAT_F0" width="8" begin="7" end="0" resetval="0x0" description="Defines the DFI tPHY_WRCSLAT timing parameter [in DFI PHY clocks], the maximum cycles between a write command and a dfi_wrdata_cs_n assertion. FC=0 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_394" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_394" offset="0x628" width="32" description="">
		<bitfield id="TDFI_CTRLUPD_MAX_F1" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter [in DFI clocks], the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_395" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_395" offset="0x62C" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE0_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE0 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_396" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_396" offset="0x630" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE1_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE1 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit [2] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_397" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_397" offset="0x634" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE2_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE2 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit [3] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_398" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_398" offset="0x638" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE3_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE3 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit [4] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_399" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_399" offset="0x63C" width="32" description="">
		<bitfield id="TDFI_PHYUPD_RESP_F1" width="23" begin="22" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit [5] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_400" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_400" offset="0x640" width="32" description="">
		<bitfield id="TDFI_CTRLUPD_INTERVAL_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter [in DFI clocks], the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit [6] set in the UPDATE_ERROR_STATUS parameter. FC=1 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_401" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_401" offset="0x644" width="32" description="">
		<bitfield id="TDFI_RDDATA_EN_F1" width="8" begin="31" end="24" resetval="0x0" description="DFI tRDDATA_EN timing parameter.  This is the number of DFI data phases between a read command and the first assertion of dfi_rddata_en_pN. FC=1 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TDFI_RDCSLAT_F1" width="8" begin="23" end="16" resetval="0x0" description="Defines the DFI tPHY_RDCSLAT timing parameter [in DFI PHY clocks], the maximum cycles between a read command and a dfi_rddata_cs_n assertion. FC=1 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHY_WRDATA_F1" width="3" begin="10" end="8" resetval="0x0" description="Defines the DFI tPHY_WRDATA timing parameter [in DFI PHY clocks], the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal. FC=1 " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_CTRL_DELAY_F1" width="4" begin="3" end="0" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter [in DFI clocks], the delay between a DFI command change and a memory command. FC=1 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_402" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_402" offset="0x648" width="32" description="">
		<bitfield id="TDFI_PHY_RDLAT_F2" width="8" begin="23" end="16" resetval="0x6" description="Defines the DFI tPHY_RDLAT timing parameter [in DFI PHY clocks], the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHY_WRLAT_F1" width="8" begin="15" end="8" resetval="0x0" description="DFI tPHY_WRLAT timing parameter. This is the number of DFI data phases between a write command and the first assertion of dfi_wrdata_en_pN. FC=1 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_WRCSLAT_F1" width="8" begin="7" end="0" resetval="0x0" description="Defines the DFI tPHY_WRCSLAT timing parameter [in DFI PHY clocks], the maximum cycles between a write command and a dfi_wrdata_cs_n assertion. FC=1 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_403" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_403" offset="0x64C" width="32" description="">
		<bitfield id="TDFI_CTRLUPD_MAX_F2" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter [in DFI clocks], the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_404" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_404" offset="0x650" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE0_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE0 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_405" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_405" offset="0x654" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE1_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE1 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit [2] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_406" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_406" offset="0x658" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE2_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE2 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit [3] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_407" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_407" offset="0x65C" width="32" description="">
		<bitfield id="TDFI_PHYUPD_TYPE3_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_TYPE3 timing parameter [in DFI clocks], the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit [4] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_408" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_408" offset="0x660" width="32" description="">
		<bitfield id="TDFI_PHYUPD_RESP_F2" width="23" begin="22" end="0" resetval="0x0" description="Defines the DFI tPHYUPD_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit [5] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_409" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_409" offset="0x664" width="32" description="">
		<bitfield id="TDFI_CTRLUPD_INTERVAL_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter [in DFI clocks], the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit [6] set in the UPDATE_ERROR_STATUS parameter. FC=2 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_410" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_410" offset="0x668" width="32" description="">
		<bitfield id="TDFI_RDDATA_EN_F2" width="8" begin="31" end="24" resetval="0x0" description="DFI tRDDATA_EN timing parameter.  This is the number of DFI data phases between a read command and the first assertion of dfi_rddata_en_pN. FC=2 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="TDFI_RDCSLAT_F2" width="8" begin="23" end="16" resetval="0x0" description="Defines the DFI tPHY_RDCSLAT timing parameter [in DFI PHY clocks], the maximum cycles between a read command and a dfi_rddata_cs_n assertion. FC=2 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHY_WRDATA_F2" width="3" begin="10" end="8" resetval="0x0" description="Defines the DFI tPHY_WRDATA timing parameter [in DFI PHY clocks], the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal. FC=2 " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_CTRL_DELAY_F2" width="4" begin="3" end="0" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter [in DFI clocks], the delay between a DFI command change and a memory command. FC=2 " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_411" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_411" offset="0x66C" width="32" description="">
		<bitfield id="DLL_RST_DELAY" width="16" begin="31" end="16" resetval="0x0" description="Minimum cycles required for DLL reset signal dll_rst_n to be held. If this signal is not being used by the PHY, this parameter may be ignored. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_PHY_WRLAT_F2" width="8" begin="15" end="8" resetval="0x0" description="DFI tPHY_WRLAT timing parameter. This is the number of DFI data phases between a write command and the first assertion of dfi_wrdata_en_pN. FC=2 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_WRCSLAT_F2" width="8" begin="7" end="0" resetval="0x0" description="Defines the DFI tPHY_WRCSLAT timing parameter [in DFI PHY clocks], the maximum cycles between a write command and a dfi_wrdata_cs_n assertion. FC=2 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_412" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_412" offset="0x670" width="32" description="">
		<bitfield id="DRAM_CLK_DISABLE" width="2" begin="17" end="16" resetval="0x0" description="Set value for the dfi_dram_clk_disable signal. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to disable. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="UPDATE_ERROR_STATUS" width="7" begin="14" end="8" resetval="0x0" description="Identifies the source of any DFI MC-initiated or PHY-initiated update errors. Value of 1 indicates a timing violation of the associated timing parameter. READ-ONLY " range="14 - 8" rwaccess="R"/> 
		<bitfield id="DLL_RST_ADJ_DLY" width="8" begin="7" end="0" resetval="0x0" description="Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted. If this signal is not being used by the PHY, this parameter may be ignored. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_413" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_413" offset="0x674" width="32" description="">
		<bitfield id="TDFI_DRAM_CLK_ENABLE" width="4" begin="27" end="24" resetval="0x0" description="Defines the DFI tDRAM_CLK_ENABLE timing parameter [in DFI clocks], the delay between a dfi_dram_clk_disable de-assertion and the memory clock enable. " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TDFI_DRAM_CLK_DISABLE" width="4" begin="19" end="16" resetval="0x0" description="Defines the DFI tDRAM_CLK_DISABLE timing parameter [in DFI clocks], the delay between a dfi_dram_clock_disable assertion and the memory clock disable. " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_CTRLUPD_MIN" width="16" begin="15" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MIN timing parameter [in DFI clocks], the minimum cycles that dfi_ctrlupd_req must be asserted. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_414" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_414" offset="0x678" width="32" description="">
		<bitfield id="STRATEGY_2TICK_COUNT" width="3" begin="26" end="24" resetval="0x0" description="NEED TO FiLL IN . " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="DISABLE_MEMORY_MASKED_WRITE" width="1" begin="16" end="16" resetval="0x0" description="Restricts the controller from masked write commands. Set to 1 to not issue these commands. Only used if connected to an LPDDR4 device. " range="16" rwaccess="R/W"/> 
		<bitfield id="TDFI_WRDATA_DELAY" width="8" begin="15" end="8" resetval="0x0" description="Defines the tWRDATA_DELAY timing parameter [in DFI PHY clocks], the maximum cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_PARIN_LAT" width="3" begin="2" end="0" resetval="0x0" description="Defines the DFI tPARIN_LAT timing parameter [in DFI PHY clocks], the maximum cycles between a DFI command and a dfi_parity_in signal assertion. " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_415" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_415" offset="0x67C" width="32" description="">
		<bitfield id="BANK_ACTIVATE_4TICK_COUNT" width="3" begin="26" end="24" resetval="0x1" description="NEED TO FiLL IN . " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="STRATEGY_4TICK_COUNT" width="3" begin="18" end="16" resetval="0x1" description="NEED TO FiLL IN . " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRE_2TICK_COUNT" width="3" begin="10" end="8" resetval="0x0" description="NEED TO FiLL IN . " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="BANK_ACTIVATE_2TICK_COUNT" width="3" begin="2" end="0" resetval="0x0" description="NEED TO FiLL IN . " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_416" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_416" offset="0x680" width="32" description="">
		<bitfield id="TMP_NXN_TICK_PLUS_ADJ" width="4" begin="27" end="24" resetval="0x0" description="NEED TO FiLL IN . " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TMP_2X4_TICK_MINUS_ADJ" width="4" begin="19" end="16" resetval="0x1" description="NEED TO FiLL IN . " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TMP_2X4_TICK_PLUS_ADJ" width="4" begin="11" end="8" resetval="0x0" description="NEED TO FiLL IN . " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRE_4TICK_COUNT" width="3" begin="2" end="0" resetval="0x1" description="NEED TO FiLL IN . " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_417" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_417" offset="0x684" width="32" description="">
		<bitfield id="TRAS_TICK_PLUS_ADJ" width="4" begin="27" end="24" resetval="0x1" description="NEED TO FiLL IN . " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ODT_TICK_MINUS_ADJ" width="4" begin="19" end="16" resetval="0x1" description="NEED TO FiLL IN . " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ODT_TICK_PLUS_ADJ" width="4" begin="11" end="8" resetval="0x0" description="NEED TO FiLL IN . " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TMP_NXN_TICK_MINUS_ADJ" width="4" begin="3" end="0" resetval="0x1" description="NEED TO FiLL IN . " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_418" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_418" offset="0x688" width="32" description="">
		<bitfield id="TWR_TICK_PLUS_ADJ" width="4" begin="27" end="24" resetval="0x2" description="NEED TO FiLL IN . " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TRP_TICK_MINUS_ADJ" width="4" begin="19" end="16" resetval="0x0" description="NEED TO FiLL IN . " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TRP_TICK_PLUS_ADJ" width="4" begin="11" end="8" resetval="0x1" description="NEED TO FiLL IN . " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TRAS_TICK_MINUS_ADJ" width="4" begin="3" end="0" resetval="0x0" description="NEED TO FiLL IN . " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_419" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_419" offset="0x68C" width="32" description="">
		<bitfield id="TRFC_TICK_PLUS_ADJ" width="4" begin="27" end="24" resetval="0x0" description="NEED TO FiLL IN . " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="TMP_4X2_TICK_MINUS_ADJ" width="4" begin="19" end="16" resetval="0x0" description="NEED TO FiLL IN . " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TMP_4X2_TICK_PLUS_ADJ" width="4" begin="11" end="8" resetval="0x2" description="NEED TO FiLL IN . " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TWR_TICK_MINUS_ADJ" width="4" begin="3" end="0" resetval="0x0" description="NEED TO FiLL IN . " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_420" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_420" offset="0x690" width="32" description="">
		<bitfield id="WL_TICK_PLUS_ADJ" width="4" begin="27" end="24" resetval="0x2" description="NEED TO FiLL IN . " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RL_TICK_MINUS_ADJ" width="4" begin="19" end="16" resetval="0x0" description="NEED TO FiLL IN . " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RL_TICK_PLUS_ADJ" width="4" begin="11" end="8" resetval="0x2" description="NEED TO FiLL IN . " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TRFC_TICK_MINUS_ADJ" width="4" begin="3" end="0" resetval="0x1" description="NEED TO FiLL IN . " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_421" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_421" offset="0x694" width="32" description="">
		<bitfield id="NWR_F2" width="8" begin="31" end="24" resetval="0x40" description="DRAM NWR value in cycles. FC=2 " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="NWR_F1" width="8" begin="23" end="16" resetval="0x40" description="DRAM NWR value in cycles. FC=1 " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="NWR_F0" width="8" begin="15" end="8" resetval="0x40" description="DRAM NWR value in cycles. FC=0 " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="WL_TICK_MINUS_ADJ" width="4" begin="3" end="0" resetval="0x0" description="NEED TO FiLL IN . " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_422" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_CTL_422" offset="0x698" width="32" description="">
		<bitfield id="TDFI_CTRLMSG_RESP_F2" width="7" begin="22" end="16" resetval="0x0" description="Defines the DFI tCTRLMSG_RESP timing parameter [in DFI clocks], the maximum number of DFI clocks allowed for dfi_ctrlmsg_ack to assert after dfi_ctrlmsg_req goes high. FC=2 " range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="TDFI_CTRLMSG_RESP_F1" width="7" begin="14" end="8" resetval="0x0" description="Defines the DFI tCTRLMSG_RESP timing parameter [in DFI clocks], the maximum number of DFI clocks allowed for dfi_ctrlmsg_ack to assert after dfi_ctrlmsg_req goes high. FC=1 " range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="TDFI_CTRLMSG_RESP_F0" width="7" begin="6" end="0" resetval="0x0" description="Defines the DFI tCTRLMSG_RESP timing parameter [in DFI clocks], the maximum number of DFI clocks allowed for dfi_ctrlmsg_ack to assert after dfi_ctrlmsg_req goes high. FC=0 " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_0" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_0" offset="0x2000" width="32" description="">
		<bitfield id="PI_DRAM_CLASS" width="4" begin="11" end="8" resetval="0x0" description="Defines the memory class for the PI." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_START" width="1" begin="0" end="0" resetval="0x0" description="Initiate command processing in the PI. Set to 1 to initiate." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_1" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_1" offset="0x2004" width="32" description="">
		<bitfield id="PI_VERSION_0" width="32" begin="31" end="0" resetval="0x2928507362" description="Holds the PI version number. This is a unique number for each PHY IP delivery. This will help in identifying different version of the PHY IP. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_2" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_2" offset="0x2008" width="32" description="">
		<bitfield id="PI_VERSION_1" width="32" begin="31" end="0" resetval="0x118797680" description="Holds the PI version number. This is a unique number for each PHY IP delivery. This will help in identifying different version of the PHY IP. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_3" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_3" offset="0x200C" width="32" description="">
		<bitfield id="PI_NORMAL_LVL_SEQ" width="1" begin="24" end="24" resetval="0x0" description="Enable the PI to finish all the pending leveling before releasing the DFI bus." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_RELEASE_DFI" width="1" begin="16" end="16" resetval="0x1" description="This is a status whether PI has release DFI. READ-ONLY." range="16" rwaccess="R"/> 
		<bitfield id="PI_ID" width="16" begin="15" end="0" resetval="0x4999" description="Holds the PI ID number. This is a Cadence DDR PHY IP identifier. It is set to 0x1387. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_4" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_4" offset="0x2010" width="32" description="">
		<bitfield id="PI_TCMD_GAP" width="16" begin="31" end="16" resetval="0x0" description="Specifies the minimum gap in DFI clocks between two commands. Used to guard the timing from the last command of MC and the first command of PI when MC hand over the control of DFI to PI." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_NOTCARE_PHYUPD" width="2" begin="9" end="8" resetval="0x0" description="Allow the PI to issue a master request to the controller if a phyupd_req from the PHY has been detected.bit[1] represents supports in normal state;bit[0] represents supports in initialization state. Set to 1 to issue the master request." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_INIT_LVL_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables the initial leveling sequence after PI initialization procedure. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_5" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_5" offset="0x2014" width="32" description="">
		<bitfield id="PI_DFI_PHYMSTR_TYPE" width="2" begin="25" end="24" resetval="0x0" description="DFI Master Request Type used for dfi 4.1 verision: This signal indicates the required state of DRAM when PHY becomes the master. Each memory rank uses one bit. 1'b0: IDLE. The MC should close all the pages. 1'b1: IDLE or Self Refresh." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_DFI_VERSION" width="1" begin="16" end="16" resetval="0x0" description="Define the DFI master version, set 1 for DFI4.1, set 0 for DFI4.0" range="16" rwaccess="R/W"/> 
		<bitfield id="PI_TRAIN_ALL_FREQ_REQ" width="1" begin="8" end="8" resetval="0x0" description="Triggers training for all supported frequencies in PI_FREQ_MAP. Applies to LPDDR4 devices onlyh. Set to 1 to trigger. Only applicable after memory initialization has been completed. Can be used to train new frequencies that were not available at initialization time. WRITE-ONLY" range="8" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_6" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_6" offset="0x2018" width="32" description="">
		<bitfield id="PI_DFI_PHYMSTR_STATE_SEL_R" width="1" begin="8" end="8" resetval="0x0" description="DFI PHY Master State Select: Indication from the PHY to the MC whether the requested memory state is IDLE or Self refresh. 'b0: indicates that the corresponding CS must be put into the IDLE state. 'b1: indicates that the corresponding CS must be put into the Self refresh state." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_DFI_PHYMSTR_CS_STATE_R" width="1" begin="0" end="0" resetval="0x0" description="This signal indicates the state of the DRAM when the PHY becomes the master. 'b0: The PHY specifies the required state, using the dfi_phymstr_state_sel signal. 'b1: is reserved." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_7" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_7" offset="0x201C" width="32" description="">
		<bitfield id="PI_TDFI_PHYMSTR_MAX" width="32" begin="31" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered while the dfi_phymstr_req signal is asserted and the dfi_phymstr_ack signal is asserted. READ-ONLY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_8" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_8" offset="0x2020" width="32" description="">
		<bitfield id="PI_TDFI_PHYMSTR_RESP" width="20" begin="19" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered between a dfi_phymstr_req signal assertion and a dfi_phymstr_ack signal assertion. READ-ONLY" range="19 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_9" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_9" offset="0x2024" width="32" description="">
		<bitfield id="PI_TDFI_PHYUPD_RESP" width="20" begin="19" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered between a dfi_phyupd_req signal assertion and a dfi_phyupd_ack signal assertion. READ-ONLY." range="19 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_10" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_10" offset="0x2028" width="32" description="">
		<bitfield id="PI_TDFI_PHYUPD_MAX" width="32" begin="31" end="0" resetval="0x0" description="Indicates the maximum number of DFI clock cycles registered while the dfi_phyupd_req signal is asserted and the dfi_phy_ack signal is asserted. READ-ONLY." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_11" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_11" offset="0x202C" width="32" description="">
		<bitfield id="PI_INIT_DFS_CALVL_ONLY" width="1" begin="8" end="8" resetval="0x0" description="Enables frequency training for CA leveling only. Other trainings are not performed." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_INIT_WORK_FREQ" width="5" begin="4" end="0" resetval="0x0" description="Indicates the initial work frequency after initialization and initial leveling sequence." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_12" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_12" offset="0x2030" width="32" description="">
		<bitfield id="PI_FREQ_MAP" width="32" begin="31" end="0" resetval="0x0" description="Frequency map for supported working frequencies. Each bit represents one supported frequency." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_13" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_13" offset="0x2034" width="32" description="">
		<bitfield id="PI_SWLVL_CS_SEL" width="1" begin="24" end="24" resetval="0x0" description="Defines which chip selects are active in swlvl, 0 for binary, 1 for one-hot." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_CS_MAP" width="2" begin="17" end="16" resetval="0x3" description="Defines which chip selects are active." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_SW_RST_N" width="1" begin="0" end="0" resetval="0x1" description="User request to reset the whole PI except the parameter modules. Set 0 to reset, set to 1 to release." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_14" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_14" offset="0x2038" width="32" description="">
		<bitfield id="PI_TMRR" width="4" begin="27" end="24" resetval="0x0" description="DRAM tMRR value in memory clock cycles." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_SRX_LVL_TARGET_CS_EN" width="1" begin="16" end="16" resetval="0x0" description="Defines self refresh exit trigger target rank/ranks training or all ranks training. 1: The rank/ranks exit from self refresh will trigger the corresponding rank/ranks training. Note: If multiple ranks exit from self refresh, current design only support the multiple ranks srx command issues at the same time. 0: Any rank/ranks exit from self refresh will trigger all ranks training" range="16" rwaccess="R/W"/> 
		<bitfield id="PI_RANK_NUM_PER_CKE" width="5" begin="12" end="8" resetval="0x0" description="Defines the number of chip selects share one cke" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CS_MASK" width="2" begin="1" end="0" resetval="0x0" description="Defines which chip selects are active." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_15" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_15" offset="0x203C" width="32" description="">
		<bitfield id="PI_MCAREF_FORWARD_ONLY" width="1" begin="16" end="16" resetval="0x0" description="Controls the generation of AREF from the PI module or forward the MC received value." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_VRCG_EN" width="3" begin="10" end="8" resetval="0x0" description="Whether enable VRCG mode in two cases: bit0 - when DFS. bit1-when setting DQ Vref. bit2-when setting CBT." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TMPRR" width="4" begin="3" end="0" resetval="0x0" description="DRAM tMPRR value in memory clock cycles." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_16" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_16" offset="0x2040" width="32" description="">
		<bitfield id="PI_ON_DFIBUS" width="1" begin="24" end="24" resetval="0x0" description="Monitors the state of the PI controlling the DFI bus. 1 means PI is in control. READ-ONLY." range="24" rwaccess="R"/> 
		<bitfield id="PI_TREF_INTERVAL" width="20" begin="19" end="0" resetval="0x0" description="Defines the cycles between refreshes to different chip selects." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_17" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_17" offset="0x2044" width="32" description="">
		<bitfield id="PI_SW_WRLVL_RESP_0" width="1" begin="24" end="24" resetval="0x0" description="Write leveling response for data slice 0. READ-ONLY" range="24" rwaccess="R"/> 
		<bitfield id="PI_SWLVL_OP_DONE" width="1" begin="16" end="16" resetval="0x0" description="Reports the status of the software leveling operation. Value of 1 indicates operation complete. READ-ONLY" range="16" rwaccess="R"/> 
		<bitfield id="PI_SWLVL_LOAD" width="1" begin="8" end="8" resetval="0x0" description="User request to load delays and execute software leveling. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PI_DATA_RETENTION" width="1" begin="0" end="0" resetval="0x0" description="Monitors the readiness for the PHY to be put into data retention mode after pi_sref_entry req parameter has been written. 1 means ready for data retention. READ-ONLY." range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_18" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_18" offset="0x2048" width="32" description="">
		<bitfield id="PI_SW_CALVL_RESP_0" width="2" begin="25" end="24" resetval="0x0" description="CA leveling response for address slice 0. READ-ONLY" range="25 - 24" rwaccess="R"/> 
		<bitfield id="PI_SW_RDLVL_RESP_1" width="2" begin="17" end="16" resetval="0x0" description="Read leveling response for data slice 1. READ-ONLY" range="17 - 16" rwaccess="R"/> 
		<bitfield id="PI_SW_RDLVL_RESP_0" width="2" begin="9" end="8" resetval="0x0" description="Read leveling response for data slice 0. READ-ONLY" range="9 - 8" rwaccess="R"/> 
		<bitfield id="PI_SW_WRLVL_RESP_1" width="1" begin="0" end="0" resetval="0x0" description="Write leveling response for data slice 1. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_19" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_19" offset="0x204C" width="32" description="">
		<bitfield id="PI_SWLVL_WR_SLICE_0" width="1" begin="24" end="24" resetval="0x0" description="SW leveling write command in WDQ training. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PI_SWLVL_EXIT" width="1" begin="16" end="16" resetval="0x0" description="User request to exit software leveling. Set to 1 to exit. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PI_SWLVL_START" width="1" begin="8" end="8" resetval="0x0" description="User request to initiate software leveling of type in the SW_LEVELING_MODE parameter. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PI_SW_LEVELING_MODE" width="3" begin="2" end="0" resetval="0x0" description="Defines the leveling operation for software leveling. Set to 'b111 for DDR4 VREF training, set to b001 for write leveling, set to b010 for read data eye training, or set to b011 for read gate training, set to b100 for ca training, set to b101 for wdq training." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_20" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_20" offset="0x2050" width="32" description="">
		<bitfield id="PI_SWLVL_WR_SLICE_1" width="1" begin="24" end="24" resetval="0x0" description="SW leveling write command in WDQ training. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PI_SW_WDQLVL_RESP_0" width="2" begin="17" end="16" resetval="0x0" description="Leveling response for data slice 0. READ-ONLY" range="17 - 16" rwaccess="R"/> 
		<bitfield id="PI_SWLVL_VREF_UPDATE_SLICE_0" width="1" begin="8" end="8" resetval="0x0" description="SW leveling vref update command in WDQ training. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PI_SWLVL_RD_SLICE_0" width="1" begin="0" end="0" resetval="0x0" description="SW leveling read command in WDQ training. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_21" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_21" offset="0x2054" width="32" description="">
		<bitfield id="PI_SWLVL_SM2_START" width="1" begin="24" end="24" resetval="0x0" description="SW leveling start command for stage 2. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PI_SW_WDQLVL_RESP_1" width="2" begin="17" end="16" resetval="0x0" description="Leveling response for data slice 1. READ-ONLY" range="17 - 16" rwaccess="R"/> 
		<bitfield id="PI_SWLVL_VREF_UPDATE_SLICE_1" width="1" begin="8" end="8" resetval="0x0" description="SW leveling vref update command in WDQ training. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PI_SWLVL_RD_SLICE_1" width="1" begin="0" end="0" resetval="0x0" description="SW leveling read command in WDQ training. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_22" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_22" offset="0x2058" width="32" description="">
		<bitfield id="PI_DFS_PERIOD_EN" width="1" begin="24" end="24" resetval="0x0" description="Enable the DFS triggered periodic leveling." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_SEQUENTIAL_LVL_REQ" width="1" begin="16" end="16" resetval="0x0" description="User request to initiate all possible leveling sequences. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PI_SWLVL_SM2_RD" width="1" begin="8" end="8" resetval="0x0" description="SW leveling read command for stage 2. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PI_SWLVL_SM2_WR" width="1" begin="0" end="0" resetval="0x0" description="SW leveling write command for stage 2. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_23" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_23" offset="0x205C" width="32" description="">
		<bitfield id="PI_WRLVL_REQ" width="1" begin="24" end="24" resetval="0x0" description="User request to initiate write leveling. Set to 1 to trigger. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PI_DFI40_POLARITY" width="1" begin="16" end="16" resetval="0x0" description="Defines the polarity of the dfi_wrdata_cs_n/dfi_rddata_cs_n signals." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_MPD_PERIOD_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable the max power saving mode exit triggered periodic leveling." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_SRE_PERIOD_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable the self refresh exit triggered periodic leveling." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_24" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_24" offset="0x2060" width="32" description="">
		<bitfield id="PI_WLMRD" width="6" begin="29" end="24" resetval="0x0" description="Delay from issuing MRS to first write leveling strobe." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WLDQSEN" width="6" begin="21" end="16" resetval="0x0" description="Delay from issuing MRS to first DQS strobe for write leveling." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_CS" width="1" begin="8" end="8" resetval="0x0" description="Specifies the target chip select for the write leveling operation initiated through the WRLVL_REQ parameter." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_CS_SW" width="2" begin="1" end="0" resetval="0x0" description="Specifies the target chip select for the write leveling operation initiated through the WRLVL_REQ parameter." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_25" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_25" offset="0x2064" width="32" description="">
		<bitfield id="PI_WRLVL_DISABLE_DFS" width="1" begin="24" end="24" resetval="0x0" description="Disable automatic write leveling on freq change. Set to 1 to disable wrlvl on dfs,set 0 enable wrlvl on dfs." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_ON_SREF_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Enables automatic write leveling on a self-refresh exit. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Number of long count sequences counted between automatic write leveling commands." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_26" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_26" offset="0x2068" width="32" description="">
		<bitfield id="PI_WRLVL_ON_MPD_EXIT" width="1" begin="24" end="24" resetval="0x0" description="Enables automatic write leveling on a maximum power down mode exit. Set to 1 to enable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_CS_MAP" width="2" begin="17" end="16" resetval="0x0" description="Defines the chip select map for write leveling operations. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to enable chip for write leveling." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_ROTATE" width="1" begin="8" end="8" resetval="0x0" description="Enables rotational CS for counter triggered automatic write leveling. Set to 1, only one rank's write levling will process, the rank number is rotational for each time that write leveling been triggered by counter expiring. Set to 0 or not a short pattern leveling [indicated by dfi_lvl_periodic], the counter expired write leveling will process all the ranks." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_RESP_MASK" width="2" begin="1" end="0" resetval="0x0" description="Mask for the dfi_wrlvl_resp signal during write leveling." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_27" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_27" offset="0x206C" width="32" description="">
		<bitfield id="PI_TDFI_WRLVL_EN" width="8" begin="15" end="8" resetval="0x0" description="Defines the DFI tWRLVL_EN timing parameter [in DFI clocks], the minimum cycles from a dfi_wrlvl_en assertion to the first dfi_wrlvl_strobe assertion." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_ERROR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Holds the error associated with the write level error interrupt. Bit [0] set indicates a TDFI_WRLVL_MAX parameter violation and bit [1] set indicates a TDFI_WRLVL_RESP parameter violation. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_28" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_28" offset="0x2070" width="32" description="">
		<bitfield id="PI_TDFI_WRLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tWRLVL_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_wrlvl_req assertion and a dfi_wrlvl_en assertion." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_29" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_29" offset="0x2074" width="32" description="">
		<bitfield id="PI_TDFI_WRLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tWRLVL_MAX timing parameter [in DFI clocks], the maximum cycles between a dfi_wrlvl_en assertion and a valid dfi_wrlvl_resp." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_30" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_30" offset="0x2078" width="32" description="">
		<bitfield id="PI_ODT_VALUE" width="2" begin="25" end="24" resetval="0x0" description="When using LPDDR4, this value will be driven out on the dfi_odt signal." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TODTH_RD" width="4" begin="19" end="16" resetval="0x0" description="Defines the minimum DRAM cycles of ODT high time for a read command, in memory clocks." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TODTH_WR" width="4" begin="11" end="8" resetval="0x0" description="Defines the minimum DRAM cycles of ODT high time for a write command, in memory clocks." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_STROBE_NUM" width="5" begin="4" end="0" resetval="0x0" description="Defines the number of write leveling strobes generated." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_31" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_31" offset="0x207C" width="32" description="">
		<bitfield id="PI_ADDRESS_MIRRORING" width="2" begin="1" end="0" resetval="0x0" description="Indicates which chip selects support address mirroring. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to enable." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_32" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_32" offset="0x2080" width="32" description="">
		<bitfield id="PI_CA_PARITY_ERROR_INJECT" width="26" begin="25" end="0" resetval="0x0" description="Selects bit to corrupt on the CA bus for CA parity error injection." range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_33" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_33" offset="0x2084" width="32" description="">
		<bitfield id="PI_RDLVL_GATE_REQ" width="1" begin="24" end="24" resetval="0x0" description="User request to initiate gate training. Set to 1 to trigger. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PI_RDLVL_REQ" width="1" begin="16" end="16" resetval="0x0" description="User request to initiate data eye training. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_34" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_34" offset="0x2088" width="32" description="">
		<bitfield id="PI_RDLVL_CS" width="1" begin="8" end="8" resetval="0x0" description="Specifies the target chip select for the data eye training operation initiated through the RDLVL_REQ parameter or the gate training operation initiated through the RDLVL_GATE_REQ parameter." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_CS_SW" width="2" begin="1" end="0" resetval="0x0" description="Specifies the target chip select for the data eye training operation initiated through the RDLVL_REQ parameter or the gate training operation initiated through the RDLVL_GATE_REQ parameter." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_35" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_35" offset="0x208C" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_0" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 0 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_36" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_36" offset="0x2090" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_1" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 1 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_37" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_37" offset="0x2094" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_2" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 2 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_38" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_38" offset="0x2098" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_3" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 3 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_39" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_39" offset="0x209C" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_4" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 4 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_40" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_40" offset="0x20A0" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_5" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 5 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_41" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_41" offset="0x20A4" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_6" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 6 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_42" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_42" offset="0x20A8" width="32" description="">
		<bitfield id="PI_RDLVL_PAT_7" width="32" begin="31" end="0" resetval="0x0" description="Non-default pattern 7 used for read data eye training of DDR4 or LPDDR4, and read dbi training of DDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_43" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_43" offset="0x20AC" width="32" description="">
		<bitfield id="PI_RDLVL_GATE_ON_SREF_EXIT" width="1" begin="24" end="24" resetval="0x0" description="Enables automatic gate training on a self-refresh exit. Set to 1 to enable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_DISABLE_DFS" width="1" begin="16" end="16" resetval="0x0" description="Disables automatic data eye training on freq change. Set to 1 to disable rdlvl on dfs,Set to 0 to enable rdlvl on dfs." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_ON_SREF_EXIT" width="1" begin="8" end="8" resetval="0x0" description="Enables automatic data eye training on a self-refresh exit. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_SEQ_EN" width="4" begin="3" end="0" resetval="0x0" description="Specifies the pattern, format and MPR for data eye training." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_44" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_44" offset="0x20B0" width="32" description="">
		<bitfield id="PI_RDLVL_ROTATE" width="1" begin="24" end="24" resetval="0x0" description="Enables rotational CS for interval data eye training. Set to 1 for rotating CS." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_GATE_ON_MPD_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Enables automatic gate training on a maximum power down mode exit. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_ON_MPD_EXIT" width="1" begin="8" end="8" resetval="0x0" description="Enables automatic data eye training on a maximum power down mode exit. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_GATE_DISABLE_DFS" width="1" begin="0" end="0" resetval="0x0" description="Disables automatic gate training on freq change. Set to 1 to disable rdlvl_gate on dfs,Set to 0 to enable rdlvl_gate on dfs." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_45" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_45" offset="0x20B4" width="32" description="">
		<bitfield id="PI_RDLVL_GATE_CS_MAP" width="2" begin="17" end="16" resetval="0x0" description="Defines the chip select map for gate training operations. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to enable chip for gate training." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_CS_MAP" width="2" begin="9" end="8" resetval="0x0" description="Defines the chip select map for data eye training operations. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to enable chip for data eye training." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_GATE_ROTATE" width="1" begin="0" end="0" resetval="0x0" description="Enables rotational CS for interval gate training. Set to 1 for rotating CS." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_46" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_46" offset="0x20B8" width="32" description="">
		<bitfield id="PI_TDFI_RDLVL_RR" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tRDLVL_RR timing parameter [in DFI clocks], the minimum cycles between read commands." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_47" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_47" offset="0x20BC" width="32" description="">
		<bitfield id="PI_TDFI_RDLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tRDLVL_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_rdlvl_req or dfi_rdlvl_gate_req assertion and a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_48" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_48" offset="0x20C0" width="32" description="">
		<bitfield id="PI_TDFI_RDLVL_EN" width="8" begin="15" end="8" resetval="0x0" description="Defines the DFI tRDLVL_EN timing parameter [in DFI clocks], the minimum cycles from a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion to the first read or MRR. Set to 1 means the minium value[1 cycle], set to 0 means the maxium value" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_RESP_MASK" width="2" begin="1" end="0" resetval="0x0" description="Mask for the dfi_rdlvl_resp signal during data eye training." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_49" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_49" offset="0x20C4" width="32" description="">
		<bitfield id="PI_TDFI_RDLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tRDLVL_MAX timing parameter [in DFI clocks], the maximum cycles between a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion and a valid dfi_rdlvl_resp." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_50" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_50" offset="0x20C8" width="32" description="">
		<bitfield id="PI_RDLVL_INTERVAL" width="16" begin="23" end="8" resetval="0x0" description="Number of long count sequences counted between automatic data eye training commands." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_ERROR_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Holds the error associated with the data eye training error or gate training error interrupt. Uppermost bit set indicates a TDFI_RDLVL_RESP parameter violation. Next uppermost bit set indicates a TDFI_RDLVL_MAX parameter violation. Lower bits are reserved. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_51" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_51" offset="0x20CC" width="32" description="">
		<bitfield id="PI_RDLVL_PATTERN_NUM" width="4" begin="27" end="24" resetval="0x0" description="Defines the number of pattern supported in read leveling." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_PATTERN_START" width="4" begin="19" end="16" resetval="0x0" description="Defines the start pattern in read leveling." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_GATE_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Number of long count sequences counted between automatic gate training commands." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_52" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_52" offset="0x20D0" width="32" description="">
		<bitfield id="PI_REG_DIMM_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable registered DIMM operation. Set to 1 to enable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_RD_PREAMBLE_TRAINING_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable read preamble training during gate training. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_GATE_STROBE_NUM" width="5" begin="12" end="8" resetval="0x0" description="Defines the number of back to back MPC command in one read process in read gate training." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_STROBE_NUM" width="5" begin="4" end="0" resetval="0x0" description="Defines the number of back to back MPC command in one read process in read eye training." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_53" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_53" offset="0x20D4" width="32" description="">
		<bitfield id="PI_CALVL_CS_SW" width="2" begin="25" end="24" resetval="0x0" description="Specifies the target chip select for the CA training operation initiated through the CALVL_REQ parameter." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_REQ" width="1" begin="16" end="16" resetval="0x0" description="User request to initiate CA training. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PI_TDFI_PHY_WRLAT" width="8" begin="15" end="8" resetval="0x0" description="Holds the calculated DFI tPHY_WRLAT timing parameter [in DFI PHY clocks], the maximum cycles between a write command and a dfi_wrdata_en assertion. READ-ONLY" range="15 - 8" rwaccess="R"/> 
		<bitfield id="PI_TDFI_RDDATA_EN" width="8" begin="7" end="0" resetval="0x0" description="Holds the calculated DFI tRDDATA_EN timing parameter [in DFI PHY clocks], the maximum cycles between a read command and a dfi_rddata_en assertion. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_54" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_54" offset="0x20D8" width="32" description="">
		<bitfield id="PI_CALVL_SEQ_EN" width="2" begin="25" end="24" resetval="0x0" description="Specifies which CA training patterns will be used. Set to 0 for pattern 0 only, set to 1 for patterns 0 and 1, set to 2 for patterns 0, 1 and 2, or set to 3 for all patterns." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_CS" width="1" begin="0" end="0" resetval="0x0" description="Specifies the target chip select for the CA training operation initiated through the CALVL_REQ parameter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_55" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_55" offset="0x20DC" width="32" description="">
		<bitfield id="PI_CALVL_ROTATE" width="1" begin="24" end="24" resetval="0x0" description="Enables rotational CS for interval CA training. Set to 1 for rotating CS." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_DISABLE_DFS" width="1" begin="16" end="16" resetval="0x0" description="Disables automatic CA training on freq change. Set to 1 to disable CA training on dfs, Set to 0 to enable CA training ." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_ON_SREF_EXIT" width="1" begin="8" end="8" resetval="0x0" description="Enables automatic CA training on a self-refresh exit. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_PERIODIC" width="1" begin="0" end="0" resetval="0x0" description="Enables the use of the dfi_lvl_periodic signal during CA training. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_56" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_56" offset="0x20E0" width="32" description="">
		<bitfield id="PI_TDFI_CALVL_EN" width="8" begin="15" end="8" resetval="0x0" description="Defines the DFI tCALVL_EN timing parameter [in DFI clocks], the minimum cycles between a dfi_calvl_en assertion and a dfi_cke de-assertion." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_CS_MAP" width="2" begin="1" end="0" resetval="0x0" description="Defines the chip select map for CA training operations. Bit [0] controls cs0, bit [1] controls cs1, etc. Set each bit to 1 to enable chip for CA training." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_57" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_57" offset="0x20E4" width="32" description="">
		<bitfield id="PI_TDFI_CALVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCALVL_RESP timing parameter [in DFI clocks], the maximum cycles between a dfi_calvl_req assertion and a dfi_calvl_en assertion." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_58" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_58" offset="0x20E8" width="32" description="">
		<bitfield id="PI_TDFI_CALVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCALVL_MAX timing parameter [in DFI clocks], the maximum cycles between a dfi_calvl_en assertion and a valid dfi_calvl_resp." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_59" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_59" offset="0x20EC" width="32" description="">
		<bitfield id="PI_CALVL_INTERVAL" width="16" begin="31" end="16" resetval="0x0" description="Number of long count sequences counted between automatic CA training commands." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_ERROR_STATUS" width="2" begin="9" end="8" resetval="0x0" description="Holds the error associated with the CA training error interrupt. Bit [0] set indicates a TDFI_CALVL_RESP parameter violation and bit [1] set indicates a TDFI_CALVL_MAX parameter violation. READ-ONLY" range="9 - 8" rwaccess="R"/> 
		<bitfield id="PI_CALVL_RESP_MASK" width="1" begin="0" end="0" resetval="0x0" description="Mask for the dfi_calvl_resp signal during CA training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_60" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_60" offset="0x20F0" width="32" description="">
		<bitfield id="PI_TCAEXT" width="5" begin="28" end="24" resetval="0x0" description="DRAM tCAEXT value in memory cycles." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TCACKEH" width="5" begin="20" end="16" resetval="0x0" description="DRAM tCACKEH value in memory cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCAMRD" width="6" begin="13" end="8" resetval="0x0" description="DRAM tCAMRD value in memory cycles." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCACKEL" width="5" begin="4" end="0" resetval="0x0" description="DRAM tCACKEL value in memory cycles." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_61" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_61" offset="0x20F4" width="32" description="">
		<bitfield id="PI_TDFI_INIT_START_MIN" width="8" begin="31" end="24" resetval="0x0" description="Minimum number of DFI clocks before dfi_init_start can be driven after a previous command/training event." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_NORMAL_STEPSIZE" width="4" begin="19" end="16" resetval="0x0" description="The adjust step for the post-initial Vref[ca] training." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_INITIAL_STEPSIZE" width="4" begin="11" end="8" resetval="0x0" description="The adjust step for the initial Vref[ca] training." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CA_TRAIN_VREF_EN" width="1" begin="0" end="0" resetval="0x0" description="Control for VREF training during CA training post power-on initialization. Set to enable VREF training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_62" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_62" offset="0x20F8" width="32" description="">
		<bitfield id="PI_REFRESH_BETWEEN_SEGMENT_DISABLE" width="1" begin="24" end="24" resetval="0x1" description="Disable the refresh between CA first and second segment training. Set to 1 to disable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_SW_CA_TRAIN_VREF" width="7" begin="22" end="16" resetval="0x0" description="The Vref value which is set for SW step by step CA training." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_STROBE_NUM" width="5" begin="12" end="8" resetval="0x0" description="The consecutive dfi_calvl_strobe number when updating the CA vref data." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCKCKEH" width="8" begin="7" end="0" resetval="0x0" description="DRAM tCKELCK Clock and command valid before CKE HIGH." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_63" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_63" offset="0x20FC" width="32" description="">
		<bitfield id="PI_TDFI_INIT_COMPLETE_MIN" width="8" begin="31" end="24" resetval="0x0" description="Minimum number of DFI clocks from dfi_init_complete to a command/training event." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_DRAM_CLK_DISABLE_DEASSERT_SEL" width="1" begin="16" end="16" resetval="0x0" description="Indicate dfi_dram_clk_disable deassert following dfi_init_start deassert or dfi_init_complete assert. Set to 0: dfi_dram_clk_disable deassert following dfi_init_start deassert. Set to 1: dfi_dram_clk_disable deassert following dfi_init_complete assert." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_INIT_STARTORCOMPLETE_2_CLKDISABLE" width="8" begin="15" end="8" resetval="0x0" description="Defines the delay from deasserting of dfi_init_start or asserting of dfi_init_complete to deasserting of dfi_dram_clk_disable in DFI clock." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CLKDISABLE_2_INIT_START" width="8" begin="7" end="0" resetval="0x0" description="Defines the delay from the asserting of dfi_dram_clk_disable to the asserting of dfi_init_start in DFI clock." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_64" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_64" offset="0x2100" width="32" description="">
		<bitfield id="PI_MC_DFS_PI_SET_VREF_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enable the PI to set VREF value after DFS issued by MC. MR12 and MR14 for LPDDR4. MR6 for DDR4. 1 means disable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_VREFLVL_DISABLE_DFS" width="1" begin="16" end="16" resetval="0x0" description="Disables automatic VREF training on freq change. Set to 1 to disable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_PDA_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable per-DRAM addressability during VREF training. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_CS" width="1" begin="0" end="0" resetval="0x0" description="Specifies the target chip select for the VREF training operation." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_65" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_65" offset="0x2104" width="32" description="">
		<bitfield id="PI_WDQLVL_RESP_MASK" width="2" begin="25" end="24" resetval="0x0" description="Write DQ training response mask. When set to 1, the dfi_wdqlvl_en of the slice is not asserted." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_BST_NUM" width="3" begin="18" end="16" resetval="0x0" description="Defines the number of write/read bursts issued at each step in write DQ training." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_EN" width="1" begin="8" end="8" resetval="0x0" description="Control for VREF training as part of non-initialization write DQ training." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_INIT_COMPLETE_TO_MC_DELAY_COUNT" width="8" begin="7" end="0" resetval="0x0" description="It controls the time PI bypass CKE at the beginning of PI mask dfi_init_complete to controller." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_66" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_66" offset="0x2108" width="32" description="">
		<bitfield id="PI_WDQLVL_VREF_NORMAL_STEPSIZE" width="5" begin="28" end="24" resetval="0x0" description="Write DQ training vref step size for post_initial training." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_INITIAL_STEPSIZE" width="5" begin="20" end="16" resetval="0x0" description="Write DQ training vref step size for initial training." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_CS_MAP" width="2" begin="9" end="8" resetval="0x0" description="Map of CS's included in write DQ training sequence." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_ROTATE" width="1" begin="0" end="0" resetval="0x0" description="Enables write DQ training rotate for interval training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_67" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_67" offset="0x210C" width="32" description="">
		<bitfield id="PI_WDQLVL_CS" width="1" begin="24" end="24" resetval="0x0" description="Write DQ training target chip select." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_CS_SW" width="2" begin="17" end="16" resetval="0x0" description="Write DQ training target chip select." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_REQ" width="1" begin="8" end="8" resetval="0x0" description="SW write to initiate Write DQ training request. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PI_WDQLVL_PERIODIC" width="1" begin="0" end="0" resetval="0x0" description="Enables periodic write DQ training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_68" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_68" offset="0x2110" width="32" description="">
		<bitfield id="PI_TDFI_WDQLVL_EN" width="8" begin="7" end="0" resetval="0x0" description="DFI timing param tWDQLVL_EN. Minimum number of DFI clocks required after the write DQ training enable signal is asserted until the first write command may be asserted." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_69" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_69" offset="0x2114" width="32" description="">
		<bitfield id="PI_TDFI_WDQLVL_RESP" width="32" begin="31" end="0" resetval="0x0" description="DFI timing param tWDQLVL_RESP. Maximum number of DFI clocks that may occur between a write DQ training request and the associated mode enable." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_70" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_70" offset="0x2118" width="32" description="">
		<bitfield id="PI_TDFI_WDQLVL_MAX" width="32" begin="31" end="0" resetval="0x0" description="DFI timing param tWDQLVL_MAX. Maximum number of DFI clocks that the PI will wait for a response from the PHY." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_71" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_71" offset="0x211C" width="32" description="">
		<bitfield id="PI_WDQLVL_ON_MPD_EXIT" width="1" begin="24" end="24" resetval="0x0" description="Issue a write DQ training command on maximum power saving mode exit." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_ON_SREF_EXIT" width="1" begin="16" end="16" resetval="0x0" description="Issue a write DQ training command on self-refresh exit." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="Sets the maximum number of long count sequences allowed between automatic write DQ training operations." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_72" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_72" offset="0x2120" width="32" description="">
		<bitfield id="PI_WDQLVL_NEED_SAVE_RESTORE" width="2" begin="17" end="16" resetval="0x0" description="Enables the use of functional DRAM address space for write DQ training, 1 = enable, not for LPDDR4." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_ERROR_STATUS" width="2" begin="9" end="8" resetval="0x0" description="Holds the error associated with the write dq level error interrupt. Bit [0] set indicates a PI_TDFI_WDQLVL_MAX parameter violation and bit [1] set indicates a PI_TDFI_WDQLVL_RESP parameter violation. READ-ONLY." range="9 - 8" rwaccess="R"/> 
		<bitfield id="PI_WDQLVL_DISABLE_DFS" width="1" begin="0" end="0" resetval="0x0" description="Disable automatic write DQ training on freq change. Set to 1 to disable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_73" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_73" offset="0x2124" width="32" description="">
		<bitfield id="PI_WDQLVL_DRAM_LVL_START_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="Start address of WDQ leveling, not for LPDDR4." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_74" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_74" offset="0x2128" width="32" description="">
		<bitfield id="PI_NO_MEMORY_DM" width="1" begin="16" end="16" resetval="0x0" description="Defines if the attached memory supports the Data Mask function, 1 = not supported." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_DM_LEVEL_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable for write DM training as part of the write DQ training, not for LPDDR4." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_DRAM_LVL_START_ADDR_1" width="1" begin="0" end="0" resetval="0x0" description="Start address of WDQ leveling, not for LPDDR4." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_75" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_75" offset="0x212C" width="32" description="">
		<bitfield id="PI_WDQLVL_NIBBLE_MODE" width="1" begin="24" end="24" resetval="0x0" description="WDQ Training Nibble mode indication. When set to 1, nibble mode is enabled, and the training timing is doubled." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_SWLVL_SM2_DM_NIBBLE_START" width="1" begin="16" end="16" resetval="0x0" description="Start command for stage 2, when in the process of DM leveling or nibble mode. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PI_TDFI_WDQLVL_WW" width="10" begin="9" end="0" resetval="0x0" description="Minimum number of DFI clocks to be inserted between write commands during the DM portion of write DQ training." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_76" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_76" offset="0x2130" width="32" description="">
		<bitfield id="PI_WDQLVL_PDA_VREF_TRAIN" width="1" begin="24" end="24" resetval="0x0" description="Enable for the use of PDA to set the VREF during write DQ training, 1 = enabled." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_PDA_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable for the use of write DQ training for PDA mode, 1 = enabled." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_DQS_OSC_PERIOD_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable for DQS oscillator triggered periodic write DQ training, 1 = enabled." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_OSC_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable for DQS oscillator triggered write DQ training, 1 = enabled." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_77" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_77" offset="0x2134" width="32" description="">
		<bitfield id="PI_TCCD" width="5" begin="28" end="24" resetval="0x0" description="DRAM CAS-to-CAS value in cycles." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_ROW_DIFF" width="3" begin="18" end="16" resetval="0x0" description="Difference between number of address pins available and number being used." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_BANK_DIFF" width="2" begin="9" end="8" resetval="0x0" description="Difference between number of bank pins available and number being used." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_DBILVL_RESP_MASK" width="2" begin="1" end="0" resetval="0x0" description="Mask for the dfi_rdlvl_resp signal during read dbi training." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_78" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_78" offset="0x2138" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_79" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_79" offset="0x213C" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_80" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_80" offset="0x2140" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_81" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_81" offset="0x2144" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_82" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_82" offset="0x2148" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_83" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_83" offset="0x214C" width="32" description="">
		<bitfield id="PI_INT_STATUS" width="30" begin="29" end="0" resetval="0x0" description="Status of interrupt features in the PI. READ-ONLY" range="29 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_84" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_84" offset="0x2150" width="32" description="">
		<bitfield id="PI_INT_ACK" width="29" begin="28" end="0" resetval="0x0" description="Clear the corresponding interrupt bit of the PI_INT_STATUS parameter. WRITE-ONLY" range="28 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_85" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_85" offset="0x2154" width="32" description="">
		<bitfield id="PI_INT_MASK" width="30" begin="29" end="0" resetval="0x0" description="Mask for PI_int signals from the PI_INT_STATUS parameter." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_86" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_86" offset="0x2158" width="32" description="">
		<bitfield id="PI_BIST_EXP_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_87" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_87" offset="0x215C" width="32" description="">
		<bitfield id="PI_BIST_EXP_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Expected data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_88" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_88" offset="0x2160" width="32" description="">
		<bitfield id="PI_BIST_FAIL_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_89" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_89" offset="0x2164" width="32" description="">
		<bitfield id="PI_BIST_FAIL_DATA_1" width="32" begin="31" end="0" resetval="0x0" description="Actual data on BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_90" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_90" offset="0x2168" width="32" description="">
		<bitfield id="PI_BIST_FAIL_ADDR_0" width="32" begin="31" end="0" resetval="0x0" description="The burst aligned address of BIST error. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_91" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_91" offset="0x216C" width="32" description="">
		<bitfield id="PI_CMD_SWAP_EN" width="1" begin="24" end="24" resetval="0x0" description="Command pin swap function enable" range="24" rwaccess="R/W"/> 
		<bitfield id="PI_LONG_COUNT_MASK" width="5" begin="20" end="16" resetval="0x0" description="Reduces the length of the long counter from 1024 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_BSTLEN" width="6" begin="13" end="8" resetval="0x2" description="Encoded burst length sent to DRAMs during initialization." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_FAIL_ADDR_1" width="1" begin="0" end="0" resetval="0x0" description="The burst aligned address of BIST error. READ-ONLY" range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_92" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_92" offset="0x2170" width="32" description="">
		<bitfield id="PI_BG_MUX_1" width="5" begin="28" end="24" resetval="0x0" description="Command pin BG_1 mux selector" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_BG_MUX_0" width="5" begin="20" end="16" resetval="0x0" description="Command pin BG_0 mux selector" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ACT_N_MUX" width="5" begin="12" end="8" resetval="0x0" description="Command pin ACT_N mux selector" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_PARITY_IN_MUX" width="5" begin="4" end="0" resetval="0x0" description="Command pin parity mux selector" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_93" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_93" offset="0x2174" width="32" description="">
		<bitfield id="PI_BANK_MUX_0" width="5" begin="28" end="24" resetval="0x0" description="Command pin BANK_0 mux selector" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WE_N_MUX" width="5" begin="20" end="16" resetval="0x0" description="Command pin WE_N mux selector" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CAS_N_MUX" width="5" begin="12" end="8" resetval="0x0" description="Command pin CAS_N mux selector" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RAS_N_MUX" width="5" begin="4" end="0" resetval="0x0" description="Command pin RAS_N mux selector" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_94" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_94" offset="0x2178" width="32" description="">
		<bitfield id="PI_DATA_BYTE_SWAP_SLICE1" width="1" begin="24" end="24" resetval="0x0" description="DATA pin 1 mux selector" range="24" rwaccess="R/W"/> 
		<bitfield id="PI_DATA_BYTE_SWAP_SLICE0" width="1" begin="16" end="16" resetval="0x0" description="DATA pin 0 mux selector" range="16" rwaccess="R/W"/> 
		<bitfield id="PI_DATA_BYTE_SWAP_EN" width="1" begin="8" end="8" resetval="0x0" description="DATA pin swap function enable" range="8" rwaccess="R/W"/> 
		<bitfield id="PI_BANK_MUX_1" width="5" begin="4" end="0" resetval="0x0" description="Command pin BANK_1 mux selector" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_95" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_95" offset="0x217C" width="32" description="">
		<bitfield id="PI_UPDATE_ERROR_STATUS" width="2" begin="25" end="24" resetval="0x0" description="Identifies the source of any DFI PI-initiated update errors. Value of 1 indicates a timing violation of the associated timing parameter. Bit 1-0: ctrlupd_max_error, ctrlupd_interval_error. Bit 6-2: reserved. READ-ONLY" range="25 - 24" rwaccess="R"/> 
		<bitfield id="PI_TDFI_CTRLUPD_MIN" width="16" begin="23" end="8" resetval="0x0" description="Reports the DFI tCTRLUPD_MIN timing parameter [in DFI clocks], the minimum cycles that dfi_ctrlupd_req must be asserted." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CTRLUPD_REQ_PER_AREF_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable an automatic PI initiated update [dfi_ctrlupd_req] after every refresh. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_96" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_96" offset="0x2180" width="32" description="">
		<bitfield id="PI_BIST_LFSR_PATTERN_DONE" width="1" begin="24" end="24" resetval="0x0" description="BIST operation lfsr pattern, data pattern 1'b0 means the data is useful,1'b1 means next pattern sequence can ingore. READ-ONLY" range="24" rwaccess="R"/> 
		<bitfield id="PI_BIST_RESULT" width="2" begin="17" end="16" resetval="0x0" description="BIST operation status [pass/fail]. Bit [0] indicates data check status and bit [1] indicates address check status. Value of 1 is a passing result. READ-ONLY" range="17 - 16" rwaccess="R"/> 
		<bitfield id="PI_BIST_GO" width="1" begin="8" end="8" resetval="0x0" description="Initiate a BIST operation. Set to 1 to trigger." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_PARIN_LAT" width="3" begin="2" end="0" resetval="0x0" description="Defines the DFI tPARIN_LAT timing parameter [in DFI PHY clocks], the maximum cycles between a DFI command and a dfi_parity_in signal assertion." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_97" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_97" offset="0x2184" width="32" description="">
		<bitfield id="PI_BIST_ADDR_CHECK" width="1" begin="16" end="16" resetval="0x0" description="Enable address checking with BIST operation. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_DATA_CHECK" width="1" begin="8" end="8" resetval="0x0" description="Enable data checking with BIST operation. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_ADDR_SPACE" width="8" begin="7" end="0" resetval="0x0" description="Sets the number of address bits to check during BIST operation. The end address of BIST is start_address+[1 shifted up by PI_ADDR_SPACE]-1. The end address should not beyond the actual memory address range." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_98" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_98" offset="0x2188" width="32" description="">
		<bitfield id="PI_BIST_START_ADDRESS_0" width="32" begin="31" end="0" resetval="0x0" description="Start BIST checking at this address." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_99" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_99" offset="0x218C" width="32" description="">
		<bitfield id="PI_MBIST_INIT_PATTERN" width="8" begin="15" end="8" resetval="0x0" description="PI mbist data check, random lfsr pattern mode init pattern seed." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_START_ADDRESS_1" width="1" begin="0" end="0" resetval="0x0" description="Start BIST checking at this address." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_100" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_100" offset="0x2190" width="32" description="">
		<bitfield id="PI_BIST_DATA_MASK" width="32" begin="31" end="0" resetval="0x0" description="Mask applied to data for BIST error checking. Bit [0] controls memory data path bit [0], bit [1] controls memory data path bit [1], etc. The mask range is the data transfer size in each memory clock cycle [The data on a rising edge and a failing edge]. Set each bit to 1 to mask." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_101" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_101" offset="0x2194" width="32" description="">
		<bitfield id="PI_BIST_ERR_STOP" width="12" begin="27" end="16" resetval="0x0" description="Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is set to 1, 2 or 3. A value of 0 will allow the test to run to completion." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_ERR_COUNT" width="12" begin="11" end="0" resetval="0x0" description="Indicates the number of BIST errors found when the BIST_TEST_MODE parameter is set to 1, 2 or 3. READ-ONLY" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_102" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_102" offset="0x2198" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_0_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_103" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_103" offset="0x219C" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_0_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_104" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_104" offset="0x21A0" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_1_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_105" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_105" offset="0x21A4" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_1_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_106" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_106" offset="0x21A8" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_2_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_107" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_107" offset="0x21AC" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_2_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_108" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_108" offset="0x21B0" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_3_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_109" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_109" offset="0x21B4" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_3_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_110" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_110" offset="0x21B8" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_4_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_111" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_111" offset="0x21BC" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_4_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_112" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_112" offset="0x21C0" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_5_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_113" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_113" offset="0x21C4" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_5_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_114" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_114" offset="0x21C8" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_6_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_115" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_115" offset="0x21CC" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_6_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_116" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_116" offset="0x21D0" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_7_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_117" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_117" offset="0x21D4" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_7_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_118" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_118" offset="0x21D8" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_8_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_119" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_119" offset="0x21DC" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_8_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_120" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_120" offset="0x21E0" width="32" description="">
		<bitfield id="PI_BIST_ADDR_MASK_9_0" width="32" begin="31" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_121" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_121" offset="0x21E4" width="32" description="">
		<bitfield id="PI_BIST_PAT_MODE" width="2" begin="25" end="24" resetval="0x0" description="Sets the pattern mode of BIST. 'b00 indicates using built-in pattern. 'b01 indicates checkerboard pattern, each data transfer inverts the last data transfer based on the built-in pattern. 'b10 indicates using both user pattern and built-in pattern. 'b11 indicates using pi lfsr random pattern." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_ADDR_MODE" width="2" begin="17" end="16" resetval="0x0" description="Sets the address traversing order of BIST. 'b00 indicates fast column order [burst-column-bank-row-rank]. 'b01 indicates fast row order [burst-row-column-bank-rank]. 'b10 indicates fast bank order [burst-bank-column-row-rank]." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_MODE" width="3" begin="10" end="8" resetval="0x0" description="Sets the BIST data checking mode. 'b00 indicates MOVI13N mode. 'b01 indicates March C mode. 'b10 indicates GALPAT mode. 'b11 indicates PRBS mode. 'b100 indicates programmable March data check mode." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_BIST_ADDR_MASK_9_1" width="2" begin="1" end="0" resetval="0x0" description="Defines an address to be masked during the BIST operation.." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_122" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_122" offset="0x21E8" width="32" description="">
		<bitfield id="PI_BIST_USER_PAT_0" width="32" begin="31" end="0" resetval="0x0" description="Sets the user-specified pattern of BIST." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_123" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_123" offset="0x21EC" width="32" description="">
		<bitfield id="PI_BIST_USER_PAT_1" width="32" begin="31" end="0" resetval="0x0" description="Sets the user-specified pattern of BIST." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_124" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_124" offset="0x21F0" width="32" description="">
		<bitfield id="PI_BIST_PAT_NUM" width="6" begin="5" end="0" resetval="0x0" description="Sets the max used pattern number of BIST from a total of 8 built-in patterns. Ex. set to 3, The BIST would use pattern 1, 2 and 3." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_125" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_125" offset="0x21F4" width="32" description="">
		<bitfield id="PI_BIST_STAGE_0" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_126" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_126" offset="0x21F8" width="32" description="">
		<bitfield id="PI_BIST_STAGE_1" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_127" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_127" offset="0x21FC" width="32" description="">
		<bitfield id="PI_BIST_STAGE_2" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_128" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_128" offset="0x2200" width="32" description="">
		<bitfield id="PI_BIST_STAGE_3" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_129" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_129" offset="0x2204" width="32" description="">
		<bitfield id="PI_BIST_STAGE_4" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_130" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_130" offset="0x2208" width="32" description="">
		<bitfield id="PI_BIST_STAGE_5" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_131" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_131" offset="0x220C" width="32" description="">
		<bitfield id="PI_BIST_STAGE_6" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_132" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_132" offset="0x2210" width="32" description="">
		<bitfield id="PI_BIST_STAGE_7" width="30" begin="29" end="0" resetval="0x0" description="Sets the programmable algorithm of each stage X when pi_bist_mmode = 'h4." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_133" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_133" offset="0x2214" width="32" description="">
		<bitfield id="PI_SELF_REFRESH_EN" width="1" begin="24" end="24" resetval="0x0" description="Control for PI to enable self refresh mode. Set to 1 to enable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_CRC_CALC" width="1" begin="16" end="16" resetval="0x0" description="Defines where CRC is performed; set to 1 for PI responsibility or clear to 0 for PHY responsibility." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_BG_ROTATE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable bank group rotation. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_COL_DIFF" width="4" begin="3" end="0" resetval="0x0" description="Difference between number of column pins available and number being used." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_134" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_134" offset="0x2218" width="32" description="">
		<bitfield id="PI_SREF_ENTRY_REQ" width="1" begin="24" end="24" resetval="0x0" description="In PI power up data retention, PI can issued sref entry command. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PI_SREFRESH_EXIT_NO_REFRESH" width="1" begin="16" end="16" resetval="0x0" description="Disables the automatic refresh request associated with self-refresh exit. Set to 1 to disable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_PWRUP_SREFRESH_EXIT" width="1" begin="8" end="8" resetval="0x0" description="PI control powerup via self-refresh instead of full memory initialization. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_MC_PWRUP_SREFRESH_EXIT" width="1" begin="0" end="0" resetval="0x0" description="It indicates MC control powerup via self-refresh instead of full memory initialization. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_135" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_135" offset="0x221C" width="32" description="">
		<bitfield id="PI_NO_AUTO_MRR_INIT" width="1" begin="24" end="24" resetval="0x0" description="Disable MRR commands during initialization. Set to 1 to disable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_NO_PHY_IND_TRAIN_INIT" width="1" begin="16" end="16" resetval="0x0" description="Disable PHY Independent Training during initialization. Set to 1 to disable." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_NO_MRW_INIT" width="1" begin="8" end="8" resetval="0x0" description="Disable MRW commands after training during initialization. Set to 1 to disable." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_NO_MRW_BT_INIT" width="1" begin="0" end="0" resetval="0x0" description="Disable MRW commands before training during initialization. Set to 1 to disable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_136" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_136" offset="0x2220" width="32" description="">
		<bitfield id="PI_TRST_PWRON" width="32" begin="31" end="0" resetval="0x0" description="Duration of memory reset during power-on initialization." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_137" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_137" offset="0x2224" width="32" description="">
		<bitfield id="PI_CKE_INACTIVE" width="32" begin="31" end="0" resetval="0x0" description="Number of cycles after reset before CKE will be active." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_138" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_138" offset="0x2228" width="32" description="">
		<bitfield id="PI_DLL_RST_DELAY" width="16" begin="31" end="16" resetval="0x0" description="Minimum cycles required for DLL reset signal dll_rst_n to be held." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_DRAM_INIT_EN" width="1" begin="8" end="8" resetval="0x0" description="Control for the initialization of DRAM by the PI." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_DLL_RST" width="1" begin="0" end="0" resetval="0x0" description="Enables use of the DLL reset [dll_rst_n]." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_139" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_139" offset="0x222C" width="32" description="">
		<bitfield id="PI_DLL_RST_ADJ_DLY" width="8" begin="7" end="0" resetval="0x0" description="Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_140" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_140" offset="0x2230" width="32" description="">
		<bitfield id="PI_WRITE_MODEREG" width="26" begin="25" end="0" resetval="0x0" description="Write memory mode register data to the DRAMs. Bits [7:0] define the memory mode register number if bit [23] is set, bits [15:8] define the chip select if bit [24] is clear, bits [23:16] define which memory mode register/s to write, bit [24] defines whether all chip selects will be written, and bit [25] triggers the write." range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_141" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_141" offset="0x2234" width="32" description="">
		<bitfield id="PI_MRW_STATUS" width="8" begin="7" end="0" resetval="0x0" description="Write memory mode register status. Bit [0] set indicates a WRITE_MODEREG parameter programming error. Bit [1] set indicates a PASR error. Bit [2] is Reserved. Bit [3] set indicates a self refresh or deep power down error. Bit [4] set indicates that a write to MR3 or MR11 was attempted [write_modereg bit [25] was asserted with bit [17] set, or bit [23] was asserted with bits [7:0] defining MR3 or MR11] during tZQCAL after a ZQ calibration start command. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_142" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_142" offset="0x2238" width="32" description="">
		<bitfield id="PI_READ_MODEREG" width="17" begin="16" end="0" resetval="0x0" description="Read the specified memory mode register from specified chip when start bit set. Bits [7:0] define the memory mode register and bits [15:8] define the chip select. Set bit [16] to 1 to trigger." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_143" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_143" offset="0x223C" width="32" description="">
		<bitfield id="PI_NO_ZQ_INIT" width="1" begin="24" end="24" resetval="0x0" description="Disable ZQ operations during initialization. Set to 1 to disable." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_PERIPHERAL_MRR_DATA_0" width="24" begin="23" end="0" resetval="0x0" description="Data and chip returned from memory mode register read requested by the READ_MODEREG parameter, Bits [15:0] define MRR data, [23:16] define the chip select. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_144" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_144" offset="0x2240" width="32" description="">
		<bitfield id="PI_ZQ_REQ_PENDING" width="1" begin="16" end="16" resetval="0x0" description="Indicates that a ZQ command is currently in progress or waiting to run. When this is asserted, no writes to ZQ_REQ should occur. READ-ONLY" range="16" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_145" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_145" offset="0x2244" width="32" description="">
		<bitfield id="PI_MONITOR_0" width="8" begin="31" end="24" resetval="0x0" description="Monitor register 0. READ-ONLY." range="31 - 24" rwaccess="R"/> 
		<bitfield id="PI_MONITOR_CAP_SEL_0" width="1" begin="16" end="16" resetval="0x0" description="Selection of captures for pi_monitor_0." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_SRC_SEL_0" width="4" begin="11" end="8" resetval="0x0" description="Selection of sources for pi_monitor_0." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_146" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_146" offset="0x2248" width="32" description="">
		<bitfield id="PI_MONITOR_SRC_SEL_2" width="4" begin="27" end="24" resetval="0x0" description="Selection of sources for pi_monitor_2." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_1" width="8" begin="23" end="16" resetval="0x0" description="Monitor register 1. READ-ONLY." range="23 - 16" rwaccess="R"/> 
		<bitfield id="PI_MONITOR_CAP_SEL_1" width="1" begin="8" end="8" resetval="0x0" description="Selection of captures for pi_monitor_1." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_SRC_SEL_1" width="4" begin="3" end="0" resetval="0x0" description="Selection of sources for pi_monitor_1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_147" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_147" offset="0x224C" width="32" description="">
		<bitfield id="PI_MONITOR_CAP_SEL_3" width="1" begin="24" end="24" resetval="0x0" description="Selection of captures for pi_monitor_3." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_SRC_SEL_3" width="4" begin="19" end="16" resetval="0x0" description="Selection of sources for pi_monitor_3." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_2" width="8" begin="15" end="8" resetval="0x0" description="Monitor register 2. READ-ONLY." range="15 - 8" rwaccess="R"/> 
		<bitfield id="PI_MONITOR_CAP_SEL_2" width="1" begin="0" end="0" resetval="0x0" description="Selection of captures for pi_monitor_2." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_148" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_148" offset="0x2250" width="32" description="">
		<bitfield id="PI_MONITOR_4" width="8" begin="31" end="24" resetval="0x0" description="Monitor register 4. READ-ONLY." range="31 - 24" rwaccess="R"/> 
		<bitfield id="PI_MONITOR_CAP_SEL_4" width="1" begin="16" end="16" resetval="0x0" description="Selection of captures for pi_monitor_4." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_SRC_SEL_4" width="4" begin="11" end="8" resetval="0x0" description="Selection of sources for pi_monitor_4." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_3" width="8" begin="7" end="0" resetval="0x0" description="Monitor register 3. READ-ONLY." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_149" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_149" offset="0x2254" width="32" description="">
		<bitfield id="PI_MONITOR_SRC_SEL_6" width="4" begin="27" end="24" resetval="0x0" description="Selection of sources for pi_monitor_6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_5" width="8" begin="23" end="16" resetval="0x0" description="Monitor register 5. READ-ONLY." range="23 - 16" rwaccess="R"/> 
		<bitfield id="PI_MONITOR_CAP_SEL_5" width="1" begin="8" end="8" resetval="0x0" description="Selection of captures for pi_monitor_5." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_SRC_SEL_5" width="4" begin="3" end="0" resetval="0x0" description="Selection of sources for pi_monitor_5." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_150" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_150" offset="0x2258" width="32" description="">
		<bitfield id="PI_MONITOR_CAP_SEL_7" width="1" begin="24" end="24" resetval="0x0" description="Selection of captures for pi_monitor_7." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_SRC_SEL_7" width="4" begin="19" end="16" resetval="0x0" description="Selection of sources for pi_monitor_7." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MONITOR_6" width="8" begin="15" end="8" resetval="0x0" description="Monitor register 6. READ-ONLY." range="15 - 8" rwaccess="R"/> 
		<bitfield id="PI_MONITOR_CAP_SEL_6" width="1" begin="0" end="0" resetval="0x0" description="Selection of captures for pi_monitor_6." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_151" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_151" offset="0x225C" width="32" description="">
		<bitfield id="PI_MONITOR_7" width="8" begin="7" end="0" resetval="0x0" description="Monitor register 7. READ-ONLY." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_152" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_152" offset="0x2260" width="32" description="">
		<bitfield id="PI_MONITOR_STROBE" width="8" begin="7" end="0" resetval="0x0" description="Strobe the pi_monitor once. Every bit corresponds respectively with a pi_monitor. WRITE-ONLY" range="7 - 0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_153" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_153" offset="0x2264" width="32" description="">
		<bitfield id="PI_FREQ_RETENTION_NUM" width="5" begin="20" end="16" resetval="0x0" description="Monitor active freq number in PI for data_retention" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_FREQ_NUMBER_STATUS" width="5" begin="12" end="8" resetval="0x0" description="Monitor active freq number in PI. READ-ONLY." range="12 - 8" rwaccess="R"/> 
		<bitfield id="PI_DLL_LOCK" width="1" begin="0" end="0" resetval="0x0" description="Monitor dfi_init_complete from PHY. READ-ONLY." range="0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_154" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_154" offset="0x2268" width="32" description="">
		<bitfield id="PI_POWER_REDUC_EN" width="1" begin="16" end="16" resetval="0x0" description="PI Power reduction enable, 1 = enabled." range="16" rwaccess="R/W"/> 
		<bitfield id="PI_PHYMSTR_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Defines how the controller should set the state of DRAM before turning control of the DFI bus over to the PI." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_155" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_155" offset="0x226C" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_156" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_156" offset="0x2270" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_157" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_157" offset="0x2274" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_158" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_158" offset="0x2278" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_159" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_159" offset="0x227C" width="32" description="">
		<bitfield id="PI_WRLVL_MAX_STROBE_PEND" width="8" begin="23" end="16" resetval="0x0" description="Defines the maximum number of wrlvl_strobes that be accumulated before an AREF is prevented from being generated." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_160" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_160" offset="0x2280" width="32" description="">
		<bitfield id="PI_TREFBW_THR" width="9" begin="8" end="0" resetval="0x0" description="Threshold value to control the AREF command interval. When the number of pending AREF is over this value, the interval is expanded to be tREF/8." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_161" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_161" offset="0x2284" width="32" description="">
		<bitfield id="PI_FREQ_CHANGE_REG_COPY" width="5" begin="4" end="0" resetval="0x0" description="In non-DFI 4.0 mode, contains the frequency copy value." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_162" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_162" offset="0x2288" width="32" description="">
		<bitfield id="PI_NO_CATR_READ" width="1" begin="24" end="24" resetval="0x0" description="Defines how the LPDDR4 termination status is determined. 1: PI use PI_CATR to get DRAM CA Termination status. 0: PI reads DRAM MR0.OP7 to get DRAM CA Termination status." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_CATR" width="2" begin="17" end="16" resetval="0x0" description="It indicates LP4 DRAM CA terminition ON/OFF state. Each bit corresponds to each chip select. 1:ON 0:OFF. This parameter is active when PI_NO_CATR_READ==1. When PI_NO_CATR_READ==0, this param is inactive" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_FREQ_SEL_FROM_REGIF" width="1" begin="0" end="0" resetval="0x0" description="In non-DFI 4.0 mode, user select the frequency copies from pi_freq_change_reg_copy." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_163" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_163" offset="0x228C" width="32" description="">
		<bitfield id="PI_NOTCARE_MC_INIT_START" width="1" begin="24" end="24" resetval="0x0" description="Defines whether PI waits for the controller to initiate dfi_init_start before PI memory initialization, 1: wait for dfi_init_start" range="24" rwaccess="R/W"/> 
		<bitfield id="PI_DISABLE_PHYMSTR_REQ" width="1" begin="16" end="16" resetval="0x0" description="PI mask dfi_phymstr_req to the controller and get dfi bus without dfi_phymstr_ack, 1: disconnect" range="16" rwaccess="R/W"/> 
		<bitfield id="PI_DISCONNECT_MC" width="1" begin="8" end="8" resetval="0x0" description="PI disconnects the controller from the PHY, 1: disconnect" range="8" rwaccess="R/W"/> 
		<bitfield id="PI_MASK_INIT_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="Enable the masking of the dfi_init_complete signal back to the controller, 1: mask." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_164" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_164" offset="0x2290" width="32" description="">
		<bitfield id="PI_TVREF_F0" width="16" begin="23" end="8" resetval="0x0" description="Defines the number of cycles that the PI should wait before issuing the next command after a VREF training MRW command for frequency set 0." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_PHYMSTR_REQ_ACK_LOOP_DELAY" width="3" begin="2" end="0" resetval="0x0" description="The delay between phymstr_req and inner phymstr_ack when PI_DISABLE_PHYMSTR_REQ set 1" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_165" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_165" offset="0x2294" width="32" description="">
		<bitfield id="PI_TVREF_F2" width="16" begin="31" end="16" resetval="0x0" description="Defines the number of cycles that the PI should wait before issuing the next command after a VREF training MRW command for frequency set 2." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TVREF_F1" width="16" begin="15" end="0" resetval="0x0" description="Defines the number of cycles that the PI should wait before issuing the next command after a VREF training MRW command for frequency set 1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_166" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_166" offset="0x2298" width="32" description="">
		<bitfield id="PI_TSDO_F2" width="8" begin="23" end="16" resetval="0x0" description="The delay from the read preamble training MRS command to the data strobe drive out for frequency set 2, in PI clocks" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TSDO_F1" width="8" begin="15" end="8" resetval="0x0" description="The delay from the read preamble training MRS command to the data strobe drive out for frequency set 1, in PI clocks" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TSDO_F0" width="8" begin="7" end="0" resetval="0x0" description="The delay from the read preamble training MRS command to the data strobe drive out for frequency set 0, in PI clocks" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_167" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_167" offset="0x229C" width="32" description="">
		<bitfield id="PI_TDELAY_RDWR_2_BUS_IDLE_F0" width="8" begin="7" end="0" resetval="0x0" description="The delay from read or write to bus idle for frequency set 0. Recommend setting is: delay time from read command issued to last read data received." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_168" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_168" offset="0x22A0" width="32" description="">
		<bitfield id="PI_TDELAY_RDWR_2_BUS_IDLE_F1" width="8" begin="7" end="0" resetval="0x0" description="The delay from read or write to bus idle for frequency set 1. Recommend setting is: delay time from read command issued to last read data received." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_169" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_169" offset="0x22A4" width="32" description="">
		<bitfield id="PI_ZQINIT_F0" width="12" begin="19" end="8" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency set 0." range="19 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TDELAY_RDWR_2_BUS_IDLE_F2" width="8" begin="7" end="0" resetval="0x0" description="The delay from read or write to bus idle for frequency set 2. Recommend setting is: delay time from read command issued to last read data received." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_170" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_170" offset="0x22A8" width="32" description="">
		<bitfield id="PI_ZQINIT_F2" width="12" begin="27" end="16" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency set 2." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ZQINIT_F1" width="12" begin="11" end="0" resetval="0x0" description="Number of cycles needed for a ZQINIT command for frequency set 1." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_171" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_171" offset="0x22AC" width="32" description="">
		<bitfield id="PI_TPARITY_ERROR_CMD_INHIBIT_F0" width="8" begin="31" end="24" resetval="0x0" description="Defines the window after the PI receives a parity error during which DRAM commands will not execute for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CA_PARITY_LAT_F0" width="4" begin="19" end="16" resetval="0x0" description="DRAM CA parity latency value in cycles for frequency set 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ADDITIVE_LAT_F0" width="6" begin="13" end="8" resetval="0x0" description="DRAM additive latency value in cycles for frequency set 0." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLAT_F0" width="7" begin="6" end="0" resetval="0x0" description="DRAM WRLAT value in cycles for frequency set 0." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_172" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_172" offset="0x22B0" width="32" description="">
		<bitfield id="PI_CA_PARITY_LAT_F1" width="4" begin="27" end="24" resetval="0x0" description="DRAM CA parity latency value in cycles for frequency set 1." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_ADDITIVE_LAT_F1" width="6" begin="21" end="16" resetval="0x0" description="DRAM additive latency value in cycles for frequency set 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WRLAT_F1" width="7" begin="14" end="8" resetval="0x0" description="DRAM WRLAT value in cycles for frequency set 1." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CASLAT_LIN_F0" width="7" begin="6" end="0" resetval="0x0" description="Sets latency from read command sent to data received from/to controller for frequency set 0. Bit [0] is half-cycle increment and the upper bits define memory CAS latency for the controller." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_173" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_173" offset="0x22B4" width="32" description="">
		<bitfield id="PI_ADDITIVE_LAT_F2" width="6" begin="29" end="24" resetval="0x0" description="DRAM additive latency value in cycles for frequency set 2." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WRLAT_F2" width="7" begin="22" end="16" resetval="0x0" description="DRAM WRLAT value in cycles for frequency set 2." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CASLAT_LIN_F1" width="7" begin="14" end="8" resetval="0x0" description="Sets latency from read command sent to data received from/to controller for frequency set 1. Bit [0] is half-cycle increment and the upper bits define memory CAS latency for the controller." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TPARITY_ERROR_CMD_INHIBIT_F1" width="8" begin="7" end="0" resetval="0x0" description="Defines the window after the PI receives a parity error during which DRAM commands will not execute for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_174" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_174" offset="0x22B8" width="32" description="">
		<bitfield id="PI_CASLAT_LIN_F2" width="7" begin="22" end="16" resetval="0x0" description="Sets latency from read command sent to data received from/to controller for frequency set 2. Bit [0] is half-cycle increment and the upper bits define memory CAS latency for the controller." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TPARITY_ERROR_CMD_INHIBIT_F2" width="8" begin="15" end="8" resetval="0x0" description="Defines the window after the PI receives a parity error during which DRAM commands will not execute for frequency set 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CA_PARITY_LAT_F2" width="4" begin="3" end="0" resetval="0x0" description="DRAM CA parity latency value in cycles for frequency set 2." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_175" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_175" offset="0x22BC" width="32" description="">
		<bitfield id="PI_TRFC_F0" width="10" begin="9" end="0" resetval="0x0" description="DRAM tRFC value in memory clocks for frequency set 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_176" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_176" offset="0x22C0" width="32" description="">
		<bitfield id="PI_TREF_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM tREF value in memory clocks for frequency set 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_177" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_177" offset="0x22C4" width="32" description="">
		<bitfield id="PI_TRFC_F1" width="10" begin="9" end="0" resetval="0x0" description="DRAM tRFC value in memory clocks for frequency set 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_178" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_178" offset="0x22C8" width="32" description="">
		<bitfield id="PI_TREF_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM tREF value in memory clocks for frequency set 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_179" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_179" offset="0x22CC" width="32" description="">
		<bitfield id="PI_TRFC_F2" width="10" begin="9" end="0" resetval="0x0" description="DRAM tRFC value in memory clocks for frequency set 2." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_180" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_180" offset="0x22D0" width="32" description="">
		<bitfield id="PI_TDFI_CTRL_DELAY_F0" width="4" begin="27" end="24" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter [in DFI clocks] for frequency set 0, the delay between a DFI command change and a memory command." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TREF_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM tREF value in memory clocks for frequency set 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_181" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_181" offset="0x22D4" width="32" description="">
		<bitfield id="PI_WRLVL_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Enable the PI write leveling module for frequency set 1. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI write leveling module for frequency set 0. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CTRL_DELAY_F2" width="4" begin="11" end="8" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter [in DFI clocks] for frequency set 2, the delay between a DFI command change and a memory command." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CTRL_DELAY_F1" width="4" begin="3" end="0" resetval="0x2" description="Defines the DFI tCTRL_DELAY timing parameter [in DFI clocks] for frequency set 1, the delay between a DFI command change and a memory command." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_182" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_182" offset="0x22D8" width="32" description="">
		<bitfield id="PI_TDFI_WRLVL_WW_F0" width="10" begin="17" end="8" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter [in DFI clocks] for frequency set 0, the minimum cycles between dfi_wrlvl_strobe assertions." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLVL_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI write leveling module for frequency set 2. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_183" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_183" offset="0x22DC" width="32" description="">
		<bitfield id="PI_TDFI_WRLVL_WW_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter [in DFI clocks] for frequency set 2, the minimum cycles between dfi_wrlvl_strobe assertions." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_WRLVL_WW_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tWRLVL_WW timing parameter [in DFI clocks] for frequency set 1, the minimum cycles between dfi_wrlvl_strobe assertions." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_184" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_184" offset="0x22E0" width="32" description="">
		<bitfield id="PI_ODT_EN_F1" width="1" begin="24" end="24" resetval="0x0" description="Enable support of DRAM ODT. When enabled, PI will assert and de-assert ODT output to DRAM as needed for frequency set 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PI_TODTL_2CMD_F1" width="8" begin="23" end="16" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command for frequency set 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_EN_F0" width="1" begin="8" end="8" resetval="0x0" description="Enable support of DRAM ODT. When enabled, PI will assert and de-assert ODT output to DRAM as needed for frequency set 0." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_TODTL_2CMD_F0" width="8" begin="7" end="0" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command for frequency set 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_185" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_185" offset="0x22E4" width="32" description="">
		<bitfield id="PI_TODTON_MIN_F0" width="4" begin="27" end="24" resetval="0x0" description="Defines the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on for frequency set 0." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_ODTLON_F0" width="4" begin="19" end="16" resetval="0x0" description="Defines the latency from a CAS-2 command to the tODTon reference for frequency set 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_EN_F2" width="1" begin="8" end="8" resetval="0x0" description="Enable support of DRAM ODT. When enabled, PI will assert and de-assert ODT output to DRAM as needed for frequency set 2." range="8" rwaccess="R/W"/> 
		<bitfield id="PI_TODTL_2CMD_F2" width="8" begin="7" end="0" resetval="0x0" description="Defines the DRAM delay from an ODT de-assertion to the next non-write, non-read command for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_186" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_186" offset="0x22E8" width="32" description="">
		<bitfield id="PI_TODTON_MIN_F2" width="4" begin="27" end="24" resetval="0x0" description="Defines the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on for frequency set 2." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_ODTLON_F2" width="4" begin="19" end="16" resetval="0x0" description="Defines the latency from a CAS-2 command to the tODTon reference for frequency set 2." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TODTON_MIN_F1" width="4" begin="11" end="8" resetval="0x0" description="Defines the point in time when the device termination circuit leaves High-Z and ODT resistance begins to turn on for frequency set 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_ODTLON_F1" width="4" begin="3" end="0" resetval="0x0" description="Defines the latency from a CAS-2 command to the tODTon reference for frequency set 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_187" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_187" offset="0x22EC" width="32" description="">
		<bitfield id="PI_RD_TO_ODTH_F0" width="6" begin="29" end="24" resetval="0x0" description="Defines the delay from a read command to ODT assertion for frequency set 0." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WR_TO_ODTH_F2" width="6" begin="21" end="16" resetval="0x0" description="Defines the delay from a write command to ODT assertion for frequency set 2." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WR_TO_ODTH_F1" width="6" begin="13" end="8" resetval="0x0" description="Defines the delay from a write command to ODT assertion for frequency set 1." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WR_TO_ODTH_F0" width="6" begin="5" end="0" resetval="0x0" description="Defines the delay from a write command to ODT assertion for frequency set 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_188" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_188" offset="0x22F0" width="32" description="">
		<bitfield id="PI_RDLVL_GATE_EN_F0" width="2" begin="25" end="24" resetval="0x0" description="Enable the PI gate training module for frequency set 0. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI data eye training module for frequency set 0. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RD_TO_ODTH_F2" width="6" begin="13" end="8" resetval="0x0" description="Defines the delay from a read command to ODT assertion for frequency set 2." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RD_TO_ODTH_F1" width="6" begin="5" end="0" resetval="0x0" description="Defines the delay from a read command to ODT assertion for frequency set 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_189" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_189" offset="0x22F4" width="32" description="">
		<bitfield id="PI_RDLVL_GATE_EN_F2" width="2" begin="25" end="24" resetval="0x0" description="Enable the PI gate training module for frequency set 2. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI data eye training module for frequency set 2. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_GATE_EN_F1" width="2" begin="9" end="8" resetval="0x0" description="Enable the PI gate training module for frequency set 1. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_EN_F1" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI data eye training module for frequency set 1. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_190" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_190" offset="0x22F8" width="32" description="">
		<bitfield id="PI_RDLVL_PAT0_EN_F0" width="2" begin="25" end="24" resetval="0x0" description="Enable PATTERN-0 for read training for frequency set 0. bit1 for normal; bit0 for initialization." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TWR_MPR_F2" width="8" begin="23" end="16" resetval="0x0" description="Number of cycles after MPR write command and before any other command for frequency set 2." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TWR_MPR_F1" width="8" begin="15" end="8" resetval="0x0" description="Number of cycles after MPR write command and before any other command for frequency set 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TWR_MPR_F0" width="8" begin="7" end="0" resetval="0x0" description="Number of cycles after MPR write command and before any other command for frequency set 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_191" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_191" offset="0x22FC" width="32" description="">
		<bitfield id="PI_RDLVL_PAT0_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Enable PATTERN-0 for read training for frequency set 1. bit1 for normal; bit0 for initialization." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_MULTI_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Enable Multi-pattern [from PI_RDLVL_PATTERN_START, total PI_RDLVL_PATTERN_NUM] for read training for frequency set 0. bit1 for normal; bit0 for initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_DFE_EN_F0" width="2" begin="9" end="8" resetval="0x0" description="Enable DFE [PATTERN 8,9] for read training for frequency set 0. bit1 for normal; bit0 for initialization." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_RXCAL_EN_F0" width="2" begin="1" end="0" resetval="0x0" description="Enable RX Offset calibration [PATTERN 14,15] for read training for frequency set 0. bit1 for normal; bit0 for initialization." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_192" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_192" offset="0x2300" width="32" description="">
		<bitfield id="PI_RDLVL_PAT0_EN_F2" width="2" begin="25" end="24" resetval="0x0" description="Enable PATTERN-0 for read training for frequency set 2. bit1 for normal; bit0 for initialization." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_MULTI_EN_F1" width="2" begin="17" end="16" resetval="0x0" description="Enable Multi-pattern [from PI_RDLVL_PATTERN_START, total PI_RDLVL_PATTERN_NUM] for read training for frequency set 1. bit1 for normal; bit0 for initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_DFE_EN_F1" width="2" begin="9" end="8" resetval="0x0" description="Enable DFE [PATTERN 8,9] for read training for frequency set 1. bit1 for normal; bit0 for initialization." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_RXCAL_EN_F1" width="2" begin="1" end="0" resetval="0x0" description="Enable RX Offset calibration [PATTERN 14,15] for read training for frequency set 1. bit1 for normal; bit0 for initialization." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_193" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_193" offset="0x2304" width="32" description="">
		<bitfield id="PI_RDLAT_ADJ_F0" width="8" begin="31" end="24" resetval="0x0" description="Adjusts the relative timing between DFI read commands and the dfi_rddata_en signal for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_MULTI_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Enable Multi-pattern [from PI_RDLVL_PATTERN_START, total PI_RDLVL_PATTERN_NUM] for read training for frequency set 2. bit1 for normal; bit0 for initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_DFE_EN_F2" width="2" begin="9" end="8" resetval="0x0" description="Enable DFE [PATTERN 8,9] for read training for frequency set 2. bit1 for normal; bit0 for initialization." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLVL_RXCAL_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Enable RX Offset calibration [PATTERN 14,15] for read training for frequency set 2. bit1 for normal; bit0 for initialization." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_194" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_194" offset="0x2308" width="32" description="">
		<bitfield id="PI_WRLAT_ADJ_F1" width="8" begin="31" end="24" resetval="0x0" description="Adjusts the relative timing in memory clocks between DFI write commands and the dfi_wrdata_en signal for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WRLAT_ADJ_F0" width="8" begin="23" end="16" resetval="0x0" description="Adjusts the relative timing in memory clocks between DFI write commands and the dfi_wrdata_en signal for frequency set 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_RDLAT_ADJ_F2" width="8" begin="15" end="8" resetval="0x0" description="Adjusts the relative timing between DFI read commands and the dfi_rddata_en signal for frequency set 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RDLAT_ADJ_F1" width="8" begin="7" end="0" resetval="0x0" description="Adjusts the relative timing between DFI read commands and the dfi_rddata_en signal for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_195" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_195" offset="0x230C" width="32" description="">
		<bitfield id="PI_TDFI_PHY_WRDATA_F2" width="3" begin="26" end="24" resetval="0x0" description="Defines the DFI tPHY_WRDATA timing parameter [in DFI PHY clocks] for frequency set 2, the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_PHY_WRDATA_F1" width="3" begin="18" end="16" resetval="0x0" description="Defines the DFI tPHY_WRDATA timing parameter [in DFI PHY clocks] for frequency set 1, the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_PHY_WRDATA_F0" width="3" begin="10" end="8" resetval="0x0" description="Defines the DFI tPHY_WRDATA timing parameter [in DFI PHY clocks] for frequency set 0, the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WRLAT_ADJ_F2" width="8" begin="7" end="0" resetval="0x0" description="Adjusts the relative timing in memory clocks between DFI write commands and the dfi_wrdata_en signal for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_196" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_196" offset="0x2310" width="32" description="">
		<bitfield id="PI_TDFI_CALVL_CAPTURE_F0" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter [in DFI clocks] for frequency set 0, the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CALVL_CC_F0" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter [in DFI clocks] for frequency set 0, the minimum cycles between calibration commands." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_197" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_197" offset="0x2314" width="32" description="">
		<bitfield id="PI_TDFI_CALVL_CAPTURE_F1" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter [in DFI clocks] for frequency set 1, the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CALVL_CC_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter [in DFI clocks] for frequency set 1, the minimum cycles between calibration commands." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_198" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_198" offset="0x2318" width="32" description="">
		<bitfield id="PI_TDFI_CALVL_CAPTURE_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the DFI tCALVL_CAPTURE timing parameter [in DFI clocks] for frequency set 2, the minimum cycles between a calibration command and a dfi_calvl_capture pulse." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CALVL_CC_F2" width="10" begin="9" end="0" resetval="0x0" description="Defines the DFI tCALVL_CC timing parameter [in DFI clocks] for frequency set 2, the minimum cycles between calibration commands." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_199" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_199" offset="0x231C" width="32" description="">
		<bitfield id="PI_TMRZ_F0" width="5" begin="28" end="24" resetval="0x0" description="Defines the delay between a MRW CA exit command and the DQ tristate in memory clocks for frequency set 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Enable the PI CA training module. Bit[1] represents the support when non-initialization for frequency set 2. Bit[0]represents the support when initialization. Set to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_EN_F1" width="2" begin="9" end="8" resetval="0x0" description="Enable the PI CA training module. Bit[1] represents the support when non-initialization for frequency set 1. Bit[0]represents the support when initialization. Set to 1 to enable." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_EN_F0" width="2" begin="1" end="0" resetval="0x0" description="Enable the PI CA training module. Bit[1] represents the support when non-initialization for frequency set 0. Bit[0]represents the support when initialization. Set to 1 to enable." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_200" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_200" offset="0x2320" width="32" description="">
		<bitfield id="PI_TMRZ_F1" width="5" begin="20" end="16" resetval="0x0" description="Defines the delay between a MRW CA exit command and the DQ tristate in memory clocks for frequency set 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCAENT_F0" width="14" begin="13" end="0" resetval="0x0" description="Defines the DRAM tCAENT term, in memory clocks for frequency set 0." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_201" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_201" offset="0x2324" width="32" description="">
		<bitfield id="PI_TMRZ_F2" width="5" begin="20" end="16" resetval="0x0" description="Defines the delay between a MRW CA exit command and the DQ tristate in memory clocks for frequency set 2." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCAENT_F1" width="14" begin="13" end="0" resetval="0x0" description="Defines the DRAM tCAENT term, in memory clocks for frequency set 1." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_202" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_202" offset="0x2328" width="32" description="">
		<bitfield id="PI_TDFI_CASEL_F0" width="5" begin="28" end="24" resetval="0x0" description="Defines the DFI tcalvl_ca_sel timing parameter, the width of dfi_calvl_ca_sel in PHY DFI clock cycles for frequency set 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CACSCA_F0" width="5" begin="20" end="16" resetval="0x0" description="Defines the DFI tcalvl_cs_ca timing parameter, the number of PHY DFI clocks from the assertion of dfi_calvl_ca_sel to the assertion of dfi_cs for frequency set 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCAENT_F2" width="14" begin="13" end="0" resetval="0x0" description="Defines the DRAM tCAENT term, in memory clocks for frequency set 2." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_203" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_203" offset="0x232C" width="32" description="">
		<bitfield id="PI_TVREF_LONG_F0" width="10" begin="25" end="16" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter  gt  1 for frequency set 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TVREF_SHORT_F0" width="10" begin="9" end="0" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter = 1 for frequency set 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_204" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_204" offset="0x2330" width="32" description="">
		<bitfield id="PI_TVREF_SHORT_F1" width="10" begin="25" end="16" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter = 1 for frequency set 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CASEL_F1" width="5" begin="12" end="8" resetval="0x0" description="Defines the DFI tcalvl_ca_sel timing parameter, the width of dfi_calvl_ca_sel in PHY DFI clock cycles for frequency set 1." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CACSCA_F1" width="5" begin="4" end="0" resetval="0x0" description="Defines the DFI tcalvl_cs_ca timing parameter, the number of PHY DFI clocks from the assertion of dfi_calvl_ca_sel to the assertion of dfi_cs for frequency set 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_205" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_205" offset="0x2334" width="32" description="">
		<bitfield id="PI_TDFI_CASEL_F2" width="5" begin="28" end="24" resetval="0x0" description="Defines the DFI tcalvl_ca_sel timing parameter, the width of dfi_calvl_ca_sel in PHY DFI clock cycles for frequency set 2." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CACSCA_F2" width="5" begin="20" end="16" resetval="0x0" description="Defines the DFI tcalvl_cs_ca timing parameter, the number of PHY DFI clocks from the assertion of dfi_calvl_ca_sel to the assertion of dfi_cs for frequency set 2." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TVREF_LONG_F1" width="10" begin="9" end="0" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter  gt  1 for frequency set 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_206" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_206" offset="0x2338" width="32" description="">
		<bitfield id="PI_TVREF_LONG_F2" width="10" begin="25" end="16" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter  gt  1 for frequency set 2." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TVREF_SHORT_F2" width="10" begin="9" end="0" resetval="0x0" description="Defines the delay in PI clock cycles between the dfi_calvl_strobe to the next command if the pi_calvl_vref_stepsize parameter = 1 for frequency set 2." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_207" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_207" offset="0x233C" width="32" description="">
		<bitfield id="PI_CALVL_VREF_INITIAL_STOP_POINT_F1" width="7" begin="30" end="24" resetval="0x0" description="The end point of initial training for the Vref[ca] training for frequency set 1 { vrefca_range, vref_ca_setting[5:0]}." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_INITIAL_START_POINT_F1" width="7" begin="22" end="16" resetval="0x0" description="The start point of initial training for the Vref[ca] training for frequency set 1 { vrefca_range, vref_ca_setting[5:0]}." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_INITIAL_STOP_POINT_F0" width="7" begin="14" end="8" resetval="0x0" description="The end point of initial training for the Vref[ca] training for frequency set 0 { vrefca_range, vref_ca_setting[5:0]}." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_INITIAL_START_POINT_F0" width="7" begin="6" end="0" resetval="0x0" description="The start point of initial training for the Vref[ca] training for frequency set 0 { vrefca_range, vref_ca_setting[5:0]}." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_208" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_208" offset="0x2340" width="32" description="">
		<bitfield id="PI_CALVL_VREF_DELTA_F1" width="4" begin="27" end="24" resetval="0x0" description="The delta fro the current CA vref for non-initial CA training for frequency set 1." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_DELTA_F0" width="4" begin="19" end="16" resetval="0x0" description="The delta fro the current CA vref for non-initial CA training for frequency set 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_INITIAL_STOP_POINT_F2" width="7" begin="14" end="8" resetval="0x0" description="The end point of initial training for the Vref[ca] training for frequency set 2 { vrefca_range, vref_ca_setting[5:0]}." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_INITIAL_START_POINT_F2" width="7" begin="6" end="0" resetval="0x0" description="The start point of initial training for the Vref[ca] training for frequency set 2 { vrefca_range, vref_ca_setting[5:0]}." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_209" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_209" offset="0x2344" width="32" description="">
		<bitfield id="PI_TMRWCKEL_F0" width="8" begin="31" end="24" resetval="0x0" description="Valid Clock and CS Requirement before CKE deassert after MRW Command for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TXP_F0" width="5" begin="20" end="16" resetval="0x0" description="CKE assert to next valid command delay for frequency set 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CALVL_STROBE_F0" width="4" begin="11" end="8" resetval="0x0" description="Minimum number of DFI PHY clocks from dfi_calvl_data to dfi_calvl_strobe mode for frequency set 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CALVL_VREF_DELTA_F2" width="4" begin="3" end="0" resetval="0x0" description="The delta fro the current CA vref for non-initial CA training for frequency set 2." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_210" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_210" offset="0x2348" width="32" description="">
		<bitfield id="PI_TMRWCKEL_F1" width="8" begin="31" end="24" resetval="0x0" description="Valid Clock and CS Requirement before CKE deassert after MRW Command for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TXP_F1" width="5" begin="20" end="16" resetval="0x0" description="CKE assert to next valid command delay for frequency set 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CALVL_STROBE_F1" width="4" begin="11" end="8" resetval="0x0" description="Minimum number of DFI PHY clocks from dfi_calvl_data to dfi_calvl_strobe mode for frequency set 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCKELCK_F0" width="5" begin="4" end="0" resetval="0x0" description="Valid Clock Requirement after CKE deassert for frequency set 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_211" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_211" offset="0x234C" width="32" description="">
		<bitfield id="PI_TMRWCKEL_F2" width="8" begin="31" end="24" resetval="0x0" description="Valid Clock and CS Requirement before CKE deassert after MRW Command for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TXP_F2" width="5" begin="20" end="16" resetval="0x0" description="CKE assert to next valid command delay for frequency set 2." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_CALVL_STROBE_F2" width="4" begin="11" end="8" resetval="0x0" description="Minimum number of DFI PHY clocks from dfi_calvl_data to dfi_calvl_strobe mode for frequency set 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCKELCK_F1" width="5" begin="4" end="0" resetval="0x0" description="Valid Clock Requirement after CKE deassert for frequency set 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_212" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_212" offset="0x2350" width="32" description="">
		<bitfield id="PI_TDFI_INIT_START_F0" width="24" begin="31" end="8" resetval="0x0" description="Defines the DFI tINIT_START timing parameter [in DFI clocks] for frequency set 0, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="31 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCKELCK_F2" width="5" begin="4" end="0" resetval="0x0" description="Valid Clock Requirement after CKE deassert for frequency set 2." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_213" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_213" offset="0x2354" width="32" description="">
		<bitfield id="PI_TDFI_INIT_COMPLETE_F0" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter [in DFI clocks] for frequency set 0, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_214" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_214" offset="0x2358" width="32" description="">
		<bitfield id="PI_TDFI_INIT_START_F1" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter [in DFI clocks] for frequency set 1, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_215" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_215" offset="0x235C" width="32" description="">
		<bitfield id="PI_TDFI_INIT_COMPLETE_F1" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter [in DFI clocks] for frequency set 1, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_216" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_216" offset="0x2360" width="32" description="">
		<bitfield id="PI_TDFI_INIT_START_F2" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_START timing parameter [in DFI clocks] for frequency set 2, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_217" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_217" offset="0x2364" width="32" description="">
		<bitfield id="PI_TCKEHDQS_F0" width="6" begin="29" end="24" resetval="0x0" description="The DRAM timing tCKEHDQS, minimum delay from CKE high to strobe high impedance for frequency set 0." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_INIT_COMPLETE_F2" width="24" begin="23" end="0" resetval="0x0" description="Defines the DFI tINIT_COMPLETE timing parameter [in DFI clocks] for frequency set 2, the maximum cycles between a dfi_init_start de-assertion and a dfi_init_complete assertion from the PHY." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_218" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_218" offset="0x2368" width="32" description="">
		<bitfield id="PI_TCKEHDQS_F1" width="6" begin="21" end="16" resetval="0x0" description="The DRAM timing tCKEHDQS, minimum delay from CKE high to strobe high impedance for frequency set 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TFC_F0" width="10" begin="9" end="0" resetval="0x0" description="The delay in PHY clock cycles from setting MR13.OP7 to any valid command for frequency set 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_219" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_219" offset="0x236C" width="32" description="">
		<bitfield id="PI_TCKEHDQS_F2" width="6" begin="21" end="16" resetval="0x0" description="The DRAM timing tCKEHDQS, minimum delay from CKE high to strobe high impedance for frequency set 2." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TFC_F1" width="10" begin="9" end="0" resetval="0x0" description="The delay in PHY clock cycles from setting MR13.OP7 to any valid command for frequency set 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_220" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_220" offset="0x2370" width="32" description="">
		<bitfield id="PI_VREF_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Enable VREF training during power-up initialization for frequency set 1. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Enable VREF training during power-up initialization for frequency set 0. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TFC_F2" width="10" begin="9" end="0" resetval="0x0" description="The delay in PHY clock cycles from setting MR13.OP7 to any valid command for frequency set 2." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_221" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_221" offset="0x2374" width="32" description="">
		<bitfield id="PI_TDFI_WDQLVL_WR_F0" width="10" begin="17" end="8" resetval="0x0" description="Switch time from write to read for frequency set 0." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Enable VREF training during power-up initialization for frequency set 2. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization. Set to 1 to enable." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_222" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_222" offset="0x2378" width="32" description="">
		<bitfield id="PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0" width="7" begin="30" end="24" resetval="0x0" description="Write DQ training vref initial training stop value for frequency set 0." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_INITIAL_START_POINT_F0" width="7" begin="22" end="16" resetval="0x0" description="Write DQ training vref initial training start value for frequency set 0." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_WDQLVL_RW_F0" width="10" begin="9" end="0" resetval="0x0" description="Switch time from read to write for frequency set 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_223" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_223" offset="0x237C" width="32" description="">
		<bitfield id="PI_WDQLVL_CL_F0" width="5" begin="28" end="24" resetval="0x0" description="CL when the Read DBI disabled while doing WDQ training for frequency set 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_NTP_TRAIN_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Indicates whether the no topology WDQ training is enabled. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_EN_F0" width="2" begin="9" end="8" resetval="0x0" description="Indicates if Write DQ leveling is enabled for frequency set 0. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_DELTA_F0" width="4" begin="3" end="0" resetval="0x0" description="The delta from the current Write DQ vref adjustment for non-initial wdq training for frequency set 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_224" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_224" offset="0x2380" width="32" description="">
		<bitfield id="PI_TDFI_WDQLVL_WR_F1" width="10" begin="25" end="16" resetval="0x0" description="Switch time from write to read for frequency set 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_WRLAT_ADJ_F0" width="8" begin="15" end="8" resetval="0x0" description="Adjusted Tdfi_wrdata_en value for PHY read timing when read dbi disabled for frequency set 0, used for WDQ training." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_RDLAT_ADJ_F0" width="8" begin="7" end="0" resetval="0x0" description="Adjusted Tdfi_rddata_en value for PHY read timing when read dbi disabled for frequency set 0, used for WDQ training." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_225" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_225" offset="0x2384" width="32" description="">
		<bitfield id="PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1" width="7" begin="30" end="24" resetval="0x0" description="Write DQ training vref initial training stop value for frequency set 1." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_INITIAL_START_POINT_F1" width="7" begin="22" end="16" resetval="0x0" description="Write DQ training vref initial training start value for frequency set 1." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_WDQLVL_RW_F1" width="10" begin="9" end="0" resetval="0x0" description="Switch time from read to write for frequency set 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_226" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_226" offset="0x2388" width="32" description="">
		<bitfield id="PI_WDQLVL_CL_F1" width="5" begin="28" end="24" resetval="0x0" description="CL when the Read DBI disabled while doing WDQ training for frequency set 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_NTP_TRAIN_EN_F1" width="2" begin="17" end="16" resetval="0x0" description="Indicates whether the no topology WDQ training is enabled. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_EN_F1" width="2" begin="9" end="8" resetval="0x0" description="Indicates if Write DQ leveling is enabled for frequency set 1. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_DELTA_F1" width="4" begin="3" end="0" resetval="0x0" description="The delta from the current Write DQ vref adjustment for non-initial wdq training for frequency set 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_227" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_227" offset="0x238C" width="32" description="">
		<bitfield id="PI_TDFI_WDQLVL_WR_F2" width="10" begin="25" end="16" resetval="0x0" description="Switch time from write to read for frequency set 2." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_WRLAT_ADJ_F1" width="8" begin="15" end="8" resetval="0x0" description="Adjusted Tdfi_wrdata_en value for PHY read timing when read dbi disabled for frequency set 1, used for WDQ training." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_RDLAT_ADJ_F1" width="8" begin="7" end="0" resetval="0x0" description="Adjusted Tdfi_rddata_en value for PHY read timing when read dbi disabled for frequency set 1, used for WDQ training." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_228" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_228" offset="0x2390" width="32" description="">
		<bitfield id="PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2" width="7" begin="30" end="24" resetval="0x0" description="Write DQ training vref initial training stop value for frequency set 2." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_INITIAL_START_POINT_F2" width="7" begin="22" end="16" resetval="0x0" description="Write DQ training vref initial training start value for frequency set 2." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDFI_WDQLVL_RW_F2" width="10" begin="9" end="0" resetval="0x0" description="Switch time from read to write for frequency set 2." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_229" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_229" offset="0x2394" width="32" description="">
		<bitfield id="PI_WDQLVL_CL_F2" width="5" begin="28" end="24" resetval="0x0" description="CL when the Read DBI disabled while doing WDQ training for frequency set 2." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_NTP_TRAIN_EN_F2" width="2" begin="17" end="16" resetval="0x0" description="Indicates whether the no topology WDQ training is enabled. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_EN_F2" width="2" begin="9" end="8" resetval="0x0" description="Indicates if Write DQ leveling is enabled for frequency set 2. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_VREF_DELTA_F2" width="4" begin="3" end="0" resetval="0x0" description="The delta from the current Write DQ vref adjustment for non-initial wdq training for frequency set 2." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_230" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_230" offset="0x2398" width="32" description="">
		<bitfield id="PI_RD_DBI_LEVEL_EN_F1" width="2" begin="25" end="24" resetval="0x0" description="Read DBI leveling enable, only can be enabled when READ DBI supported for DDR4, and PI_WDQLVL_EN or PI_RDLVL_EN configured by 1 for frequency set 1. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_RD_DBI_LEVEL_EN_F0" width="2" begin="17" end="16" resetval="0x0" description="Read DBI leveling enable, only can be enabled when READ DBI supported for DDR4, and PI_WDQLVL_EN or PI_RDLVL_EN configured by 1 for frequency set 0. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_WRLAT_ADJ_F2" width="8" begin="15" end="8" resetval="0x0" description="Adjusted Tdfi_wrdata_en value for PHY read timing when read dbi disabled for frequency set 2, used for WDQ training." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQLVL_RDLAT_ADJ_F2" width="8" begin="7" end="0" resetval="0x0" description="Adjusted Tdfi_rddata_en value for PHY read timing when read dbi disabled for frequency set 2, used for WDQ training." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_231" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_231" offset="0x239C" width="32" description="">
		<bitfield id="PI_TRCD_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRCD value in cycles for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TRP_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM tRP value in cycles for frequency set 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TRTP_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM tRTP value in cycles for frequency set 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RD_DBI_LEVEL_EN_F2" width="2" begin="1" end="0" resetval="0x0" description="Read DBI leveling enable, only can be enabled when READ DBI supported for DDR4, and PI_WDQLVL_EN or PI_RDLVL_EN configured by 1 for frequency set 2. Bit[1] represents the support when non-initialization. Bit[0]represents the support when initialization." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_232" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_232" offset="0x23A0" width="32" description="">
		<bitfield id="PI_TWR_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM tWR value in cycles for frequency set 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TWTR_F0" width="6" begin="13" end="8" resetval="0x0" description="DRAM tWTR value in cycles for frequency set 0." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCCD_L_F0" width="5" begin="4" end="0" resetval="0x0" description="DRAM CAS-to_CAS value within the same bank group in cycles for frequency set 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_233" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_233" offset="0x23A4" width="32" description="">
		<bitfield id="PI_TRAS_MAX_F0" width="20" begin="19" end="0" resetval="0x0" description="DRAM tRAS_MAX value in cycles for frequency set 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_234" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_234" offset="0x23A8" width="32" description="">
		<bitfield id="PI_TCCDMW_F0" width="6" begin="29" end="24" resetval="0x0" description="LPDDR4 DRAM tCCDMW in cycles for frequency set 0." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDQSCK_MAX_F0" width="4" begin="19" end="16" resetval="0x0" description="Additional delay needed for tDQSCK for frequency set 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TRAS_MIN_F0" width="9" begin="8" end="0" resetval="0x0" description="DRAM tRAS_MIN value in cycles for frequency set 0." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_235" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_235" offset="0x23AC" width="32" description="">
		<bitfield id="PI_TMOD_F0" width="8" begin="31" end="24" resetval="0x0" description="DRAM tMOD value in cycles for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TMRW_F0" width="8" begin="23" end="16" resetval="0x0" description="DRAM tMRW value in cycles for frequency set 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TMRD_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM tMRD value in cycles for frequency set 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TSR_F0" width="8" begin="7" end="0" resetval="0x0" description="Min cycles from sref entry to sref exit for frequency set 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_236" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_236" offset="0x23B0" width="32" description="">
		<bitfield id="PI_TRP_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRP value in cycles for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TRTP_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM tRTP value in cycles for frequency set 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TMRD_PAR_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM tMRD value when CA parity is enabled in cycles for frequency set 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TMOD_PAR_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM tMOD value when CA parity is enabled in cycles for frequency set 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_237" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_237" offset="0x23B4" width="32" description="">
		<bitfield id="PI_TWR_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tWR value in cycles for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TWTR_F1" width="6" begin="21" end="16" resetval="0x0" description="DRAM tWTR value in cycles for frequency set 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCCD_L_F1" width="5" begin="12" end="8" resetval="0x0" description="DRAM CAS-to_CAS value within the same bank group in cycles for frequency set 1." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TRCD_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM tRCD value in cycles for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_238" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_238" offset="0x23B8" width="32" description="">
		<bitfield id="PI_TRAS_MAX_F1" width="20" begin="19" end="0" resetval="0x0" description="DRAM tRAS_MAX value in cycles for frequency set 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_239" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_239" offset="0x23BC" width="32" description="">
		<bitfield id="PI_TCCDMW_F1" width="6" begin="29" end="24" resetval="0x0" description="LPDDR4 DRAM tCCDMW in cycles for frequency set 1." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDQSCK_MAX_F1" width="4" begin="19" end="16" resetval="0x0" description="Additional delay needed for tDQSCK for frequency set 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TRAS_MIN_F1" width="9" begin="8" end="0" resetval="0x0" description="DRAM tRAS_MIN value in cycles for frequency set 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_240" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_240" offset="0x23C0" width="32" description="">
		<bitfield id="PI_TMOD_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tMOD value in cycles for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TMRW_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM tMRW value in cycles for frequency set 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TMRD_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM tMRD value in cycles for frequency set 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TSR_F1" width="8" begin="7" end="0" resetval="0x0" description="Min cycles from sref entry to sref exit for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_241" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_241" offset="0x23C4" width="32" description="">
		<bitfield id="PI_TRP_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM tRP value in cycles for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TRTP_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM tRTP value in cycles for frequency set 2." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TMRD_PAR_F1" width="8" begin="15" end="8" resetval="0x0" description="DRAM tMRD value when CA parity is enabled in cycles for frequency set 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TMOD_PAR_F1" width="8" begin="7" end="0" resetval="0x0" description="DRAM tMOD value when CA parity is enabled in cycles for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_242" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_242" offset="0x23C8" width="32" description="">
		<bitfield id="PI_TWR_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM tWR value in cycles for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TWTR_F2" width="6" begin="21" end="16" resetval="0x0" description="DRAM tWTR value in cycles for frequency set 2." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCCD_L_F2" width="5" begin="12" end="8" resetval="0x0" description="DRAM CAS-to_CAS value within the same bank group in cycles for frequency set 2." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TRCD_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM tRCD value in cycles for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_243" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_243" offset="0x23CC" width="32" description="">
		<bitfield id="PI_TRAS_MAX_F2" width="20" begin="19" end="0" resetval="0x0" description="DRAM tRAS_MAX value in cycles for frequency set 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_244" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_244" offset="0x23D0" width="32" description="">
		<bitfield id="PI_TCCDMW_F2" width="6" begin="29" end="24" resetval="0x0" description="LPDDR4 DRAM tCCDMW in cycles for frequency set 2." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TDQSCK_MAX_F2" width="4" begin="19" end="16" resetval="0x0" description="Additional delay needed for tDQSCK for frequency set 2." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TRAS_MIN_F2" width="9" begin="8" end="0" resetval="0x0" description="DRAM tRAS_MIN value in cycles for frequency set 2." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_245" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_245" offset="0x23D4" width="32" description="">
		<bitfield id="PI_TMOD_F2" width="8" begin="31" end="24" resetval="0x0" description="DRAM tMOD value in cycles for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TMRW_F2" width="8" begin="23" end="16" resetval="0x0" description="DRAM tMRW value in cycles for frequency set 2." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TMRD_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM tMRD value in cycles for frequency set 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TSR_F2" width="8" begin="7" end="0" resetval="0x0" description="Min cycles from sref entry to sref exit for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_246" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_246" offset="0x23D8" width="32" description="">
		<bitfield id="PI_TMRD_PAR_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM tMRD value when CA parity is enabled in cycles for frequency set 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TMOD_PAR_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM tMOD value when CA parity is enabled in cycles for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_247" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_247" offset="0x23DC" width="32" description="">
		<bitfield id="PI_TDFI_CTRLUPD_MAX_F0" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter [in DFI clocks] for frequency set 0, the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] set in the PI_UPDATE_ERROR_STATUS parameter." range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_248" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_248" offset="0x23E0" width="32" description="">
		<bitfield id="PI_TDFI_CTRLUPD_INTERVAL_F0" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter [in DFI clocks] for frequency set 0, the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PI_UPDATE_ERROR_STATUS parameter." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_249" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_249" offset="0x23E4" width="32" description="">
		<bitfield id="PI_TDFI_CTRLUPD_MAX_F1" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter [in DFI clocks] for frequency set 1, the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] set in the PI_UPDATE_ERROR_STATUS parameter." range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_250" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_250" offset="0x23E8" width="32" description="">
		<bitfield id="PI_TDFI_CTRLUPD_INTERVAL_F1" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter [in DFI clocks] for frequency set 1, the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PI_UPDATE_ERROR_STATUS parameter." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_251" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_251" offset="0x23EC" width="32" description="">
		<bitfield id="PI_TDFI_CTRLUPD_MAX_F2" width="21" begin="20" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_MAX timing parameter [in DFI clocks] for frequency set 2, the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit [1] set in the PI_UPDATE_ERROR_STATUS parameter." range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_252" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_252" offset="0x23F0" width="32" description="">
		<bitfield id="PI_TDFI_CTRLUPD_INTERVAL_F2" width="32" begin="31" end="0" resetval="0x0" description="Defines the DFI tCTRLUPD_INTERVAL timing parameter [in DFI clocks] for frequency set 2, the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit [0] set in the PI_UPDATE_ERROR_STATUS parameter." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_253" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_253" offset="0x23F4" width="32" description="">
		<bitfield id="PI_TXSR_F1" width="16" begin="31" end="16" resetval="0x0" description="DRAM TXSR value for frequency set 1 in cycles." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TXSR_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency set 0 in cycles." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_254" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_254" offset="0x23F8" width="32" description="">
		<bitfield id="PI_TEXCKE_F1" width="6" begin="29" end="24" resetval="0x0" description="DRAM CKE low after SREF command timing for frequency set 1." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TEXCKE_F0" width="6" begin="21" end="16" resetval="0x0" description="DRAM CKE low after SREF command timing for frequency set 0." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TXSR_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM TXSR value for frequency set 2 in cycles." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_255" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_255" offset="0x23FC" width="32" description="">
		<bitfield id="PI_TDLL_F0" width="16" begin="23" end="8" resetval="0x0" description="DRAM tDLL value for frequency set 0 in cycles." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TEXCKE_F2" width="6" begin="5" end="0" resetval="0x0" description="DRAM CKE low after SREF command timing for frequency set 2." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_256" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_256" offset="0x2400" width="32" description="">
		<bitfield id="PI_TDLL_F2" width="16" begin="31" end="16" resetval="0x0" description="DRAM tDLL value for frequency set 2 in cycles." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TDLL_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM tDLL value for frequency set 1 in cycles." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_257" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_257" offset="0x2404" width="32" description="">
		<bitfield id="PI_TCKSRE_F1" width="8" begin="31" end="24" resetval="0x0" description="DRAM tCKSRE value." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_TCKSRX_F1" width="8" begin="23" end="16" resetval="0x0" description="DRAM tCKSRX value." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_TCKSRE_F0" width="8" begin="15" end="8" resetval="0x0" description="DRAM tCKSRE value." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCKSRX_F0" width="8" begin="7" end="0" resetval="0x0" description="DRAM tCKSRX value." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_258" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_258" offset="0x2408" width="32" description="">
		<bitfield id="PI_TCKSRE_F2" width="8" begin="15" end="8" resetval="0x0" description="DRAM tCKSRE value." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_TCKSRX_F2" width="8" begin="7" end="0" resetval="0x0" description="DRAM tCKSRX value." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_259" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_259" offset="0x240C" width="32" description="">
		<bitfield id="PI_TINIT_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT value for frequency set 0 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_260" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_260" offset="0x2410" width="32" description="">
		<bitfield id="PI_TINIT3_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT3 value for frequency set 0 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_261" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_261" offset="0x2414" width="32" description="">
		<bitfield id="PI_TINIT4_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT4 value for frequency set 0 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_262" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_262" offset="0x2418" width="32" description="">
		<bitfield id="PI_TINIT5_F0" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT5 value for frequency set 0 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_263" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_263" offset="0x241C" width="32" description="">
		<bitfield id="PI_TXSNR_F0" width="16" begin="15" end="0" resetval="0x0" description="DRAM tXSNR value for frequency set 0 in cycles." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_264" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_264" offset="0x2420" width="32" description="">
		<bitfield id="PI_TINIT_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT value for frequency set 1 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_265" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_265" offset="0x2424" width="32" description="">
		<bitfield id="PI_TINIT3_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT3 value for frequency set 1 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_266" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_266" offset="0x2428" width="32" description="">
		<bitfield id="PI_TINIT4_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT4 value for frequency set 1 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_267" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_267" offset="0x242C" width="32" description="">
		<bitfield id="PI_TINIT5_F1" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT5 value for frequency set 1 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_268" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_268" offset="0x2430" width="32" description="">
		<bitfield id="PI_TXSNR_F1" width="16" begin="15" end="0" resetval="0x0" description="DRAM tXSNR value for frequency set 1 in cycles." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_269" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_269" offset="0x2434" width="32" description="">
		<bitfield id="PI_TINIT_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT value for frequency set 2 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_270" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_270" offset="0x2438" width="32" description="">
		<bitfield id="PI_TINIT3_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT3 value for frequency set 2 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_271" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_271" offset="0x243C" width="32" description="">
		<bitfield id="PI_TINIT4_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT4 value for frequency set 2 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_272" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_272" offset="0x2440" width="32" description="">
		<bitfield id="PI_TINIT5_F2" width="24" begin="23" end="0" resetval="0x0" description="DRAM tINIT5 value for frequency set 2 in cycles." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_273" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_273" offset="0x2444" width="32" description="">
		<bitfield id="PI_TXSNR_F2" width="16" begin="15" end="0" resetval="0x0" description="DRAM tXSNR value for frequency set 2 in cycles." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_274" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_274" offset="0x2448" width="32" description="">
		<bitfield id="PI_TZQCAL_F0" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency set 0 in cycles." range="27 - 16" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_275" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_275" offset="0x244C" width="32" description="">
		<bitfield id="PI_TZQLAT_F0" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency set 0 in cycles." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_276" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_276" offset="0x2450" width="32" description="">
		<bitfield id="PI_TZQCAL_F1" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency set 1 in cycles." range="27 - 16" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_277" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_277" offset="0x2454" width="32" description="">
		<bitfield id="PI_TZQLAT_F1" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency set 1 in cycles." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_278" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_278" offset="0x2458" width="32" description="">
		<bitfield id="PI_TZQCAL_F2" width="12" begin="27" end="16" resetval="0x0" description="Holds the DRAM ZQCAL value for frequency set 2 in cycles." range="27 - 16" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_279" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_279" offset="0x245C" width="32" description="">
		<bitfield id="PI_TZQLAT_F2" width="7" begin="6" end="0" resetval="0x0" description="Holds the DRAM ZQLAT value for frequency set 2 in cycles." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_280" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_280" offset="0x2460" width="32" description="">
		
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_281" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_281" offset="0x2464" width="32" description="">
		<bitfield id="PI_PREAMBLE_SUPPORT_F0" width="2" begin="25" end="24" resetval="0x0" description="bit0: Selection of one or two cycle preamble for read burst transfers. bit1: Selection of one or two cycles write burst transfers for NON-DDR5,one or multi[up to four] cycles  write burst transfers for DDR5." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_WDQ_OSC_DELTA_INDEX_F2" width="4" begin="19" end="16" resetval="0x0" description="WDQ DQS delay delta index for OSC triggered periodic training for frequency set 2. If the value is n, the delay is 2^n/512 cycle." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_WDQ_OSC_DELTA_INDEX_F1" width="4" begin="11" end="8" resetval="0x0" description="WDQ DQS delay delta index for OSC triggered periodic training for frequency set 1. If the value is n, the delay is 2^n/512 cycle." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_WDQ_OSC_DELTA_INDEX_F0" width="4" begin="3" end="0" resetval="0x0" description="WDQ DQS delay delta index for OSC triggered periodic training for frequency set 0. If the value is n, the delay is 2^n/512 cycle." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_282" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_282" offset="0x2468" width="32" description="">
		<bitfield id="PI_MEMDATA_RATIO_1" width="3" begin="26" end="24" resetval="0x0" description="Defines the ratio of the DRAM device size on chip select 1 to the memory data width. Program with the log2 ratio of the memory data width to the device data width." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MEMDATA_RATIO_0" width="3" begin="18" end="16" resetval="0x0" description="Defines the ratio of the DRAM device size on chip select 0 to the memory data width. Program with the log2 ratio of the memory data width to the device data width." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_PREAMBLE_SUPPORT_F2" width="2" begin="9" end="8" resetval="0x0" description="bit0: Selection of one or two cycle preamble for read burst transfers. bit1: Selection of one or two cycles write burst transfers for NON-DDR5,one or multi[up to four] cycles  write burst transfers for DDR5." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_PREAMBLE_SUPPORT_F1" width="2" begin="1" end="0" resetval="0x0" description="bit0: Selection of one or two cycle preamble for read burst transfers. bit1: Selection of one or two cycles write burst transfers for NON-DDR5,one or multi[up to four] cycles  write burst transfers for DDR5." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_283" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_283" offset="0x246C" width="32" description="">
		<bitfield id="PI_ODT_WR_MAP_CS1" width="2" begin="25" end="24" resetval="0x0" description="Determines which chip[s] will have termination when a write occurs on chip select 1. Set bit X to enable termination on csX when cs1 is performing a write." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_RD_MAP_CS1" width="2" begin="17" end="16" resetval="0x0" description="Determines which chip[s] will have termination when a read occurs on chip select 1. Set bit X to enable termination on csX when cs1 is performing a read." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_WR_MAP_CS0" width="2" begin="9" end="8" resetval="0x0" description="Determines which chip[s] will have termination when a write occurs on chip select 0. Set bit X to enable termination on csX when cs0 is performing a write." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_RD_MAP_CS0" width="2" begin="1" end="0" resetval="0x0" description="Determines which chip[s] will have termination when a read occurs on chip select 0. Set bit X to enable termination on csX when cs0 is performing a read." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_284" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_284" offset="0x2470" width="32" description="">
		<bitfield id="PI_VREF_VAL_DEV1_1" width="7" begin="30" end="24" resetval="0x0" description="Defines the range and value for VREF training for DRAM 1 for CS 1. If the PI_VREF_PDA_EN parameter is not set, device 0 values are used for all devices." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_VAL_DEV1_0" width="7" begin="22" end="16" resetval="0x0" description="Defines the range and value for VREF training for DRAM 1 for CS 0. If the PI_VREF_PDA_EN parameter is not set, device 0 values are used for all devices." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_VAL_DEV0_1" width="7" begin="14" end="8" resetval="0x0" description="Defines the range and value for VREF training for DRAM 0 for CS 1. If the PI_VREF_PDA_EN parameter is not set, device 0 values are used for all devices." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_VREF_VAL_DEV0_0" width="7" begin="6" end="0" resetval="0x0" description="Defines the range and value for VREF training for DRAM 0 for CS 0. If the PI_VREF_PDA_EN parameter is not set, device 0 values are used for all devices." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_285" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_285" offset="0x2474" width="32" description="">
		<bitfield id="PI_MR6_VREF_0_1" width="6" begin="29" end="24" resetval="0x0" description="The parameter stores the vref value of every devices of the same CS. It is updated after WDQLVL PDA mode completed. READ-ONLY." range="29 - 24" rwaccess="R"/> 
		<bitfield id="PI_MR6_VREF_0_0" width="6" begin="21" end="16" resetval="0x0" description="The parameter stores the vref value of every devices of the same CS. It is updated after WDQLVL PDA mode completed. READ-ONLY." range="21 - 16" rwaccess="R"/> 
		<bitfield id="PI_SLICE_PER_DEV_1" width="2" begin="9" end="8" resetval="0x0" description="Indicates the number of data slices per memory device.  The device width divided by 8." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_SLICE_PER_DEV_0" width="2" begin="1" end="0" resetval="0x0" description="Indicates the number of data slices per memory device.  The device width divided by 8." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_286" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_286" offset="0x2478" width="32" description="">
		<bitfield id="PI_MR15_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 15 for chip select 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR13_DATA_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 13 for chip select 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_VREF_1_1" width="6" begin="13" end="8" resetval="0x0" description="The parameter stores the vref value of every devices of the same CS. It is updated after WDQLVL PDA mode completed. READ-ONLY." range="13 - 8" rwaccess="R"/> 
		<bitfield id="PI_MR6_VREF_1_0" width="6" begin="5" end="0" resetval="0x0" description="The parameter stores the vref value of every devices of the same CS. It is updated after WDQLVL PDA mode completed. READ-ONLY." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_287" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_287" offset="0x247C" width="32" description="">
		<bitfield id="PI_MR20_DATA_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 20 for chip select 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR17_DATA_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 17 for chip select 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR16_DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 16 for chip select 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_288" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_288" offset="0x2480" width="32" description="">
		<bitfield id="PI_MR40_DATA_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 40 for chip select 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR32_DATA_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 32 for chip select 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_289" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_289" offset="0x2484" width="32" description="">
		<bitfield id="PI_MR17_DATA_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 17 for chip select 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR16_DATA_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 16 for chip select 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR15_DATA_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 15 for chip select 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR13_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 13 for chip select 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_290" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_290" offset="0x2488" width="32" description="">
		<bitfield id="PI_MR32_DATA_1" width="17" begin="24" end="8" resetval="0x0" description="Data to program into memory mode register 32 for chip select 1." range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR20_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 20 for chip select 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_291" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_291" offset="0x248C" width="32" description="">
		<bitfield id="PI_CS_MUX_0" width="5" begin="28" end="24" resetval="0x0" description="Command pin CS_0 mux selector" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_CKE_MUX_1" width="5" begin="20" end="16" resetval="0x0" description="Command pin CKE_1 mux selector" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_CKE_MUX_0" width="5" begin="12" end="8" resetval="0x0" description="Command pin CKE_0 mux selector" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR40_DATA_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 40 for chip select 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_292" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_292" offset="0x2490" width="32" description="">
		<bitfield id="PI_RESET_N_MUX_0" width="5" begin="28" end="24" resetval="0x0" description="Command pin RESET_N_0 mux selector" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_MUX_1" width="5" begin="20" end="16" resetval="0x0" description="Command pin ODT_1 mux selector" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ODT_MUX_0" width="5" begin="12" end="8" resetval="0x0" description="Command pin ODT_0 mux selector" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_CS_MUX_1" width="5" begin="4" end="0" resetval="0x0" description="Command pin CS_1 mux selector" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_293" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_293" offset="0x2494" width="32" description="">
		<bitfield id="PI_MRSINGLE_DATA_0" width="17" begin="24" end="8" resetval="0x0" description="Data to program into memory mode register single write to chip select 0." range="24 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_RESET_N_MUX_1" width="5" begin="4" end="0" resetval="0x0" description="Command pin RESET_N_1 mux selector" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_294" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_294" offset="0x2498" width="32" description="">
		<bitfield id="PI_ZQ_CAL_START_MAP_0" width="2" begin="25" end="24" resetval="0x1" description="Defines which chip select[s] will receive ZQ calibration start commands simultaneously on iteration 0 of the ZQ START initialization and periodic command sequences. Clear to all zeros for no ZQ START commands." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MRSINGLE_DATA_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register single write to chip select 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_295" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_295" offset="0x249C" width="32" description="">
		<bitfield id="PI_ZQ_CAL_LATCH_MAP_1" width="2" begin="17" end="16" resetval="0x2" description="Defines which chip select[s] will receive ZQ calibration latch commands simultaneously on iteration 1 of the ZQ LATCH initialization and periodic command sequences. Clear to all zeros for no ZQ LATCH commands." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_ZQ_CAL_START_MAP_1" width="2" begin="9" end="8" resetval="0x2" description="Defines which chip select[s] will receive ZQ calibration start commands simultaneously on iteration 1 of the ZQ START initialization and periodic command sequences. Clear to all zeros for no ZQ START commands." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_ZQ_CAL_LATCH_MAP_0" width="2" begin="1" end="0" resetval="0x1" description="Defines which chip select[s] will receive ZQ calibration latch commands simultaneously on iteration 0 of the ZQ LATCH initialization and periodic command sequences. Clear to all zeros for no ZQ LATCH commands." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_296" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_296" offset="0x24A0" width="32" description="">
		<bitfield id="PI_DQS_OSC_BASE_VALUE_0_1" width="16" begin="31" end="16" resetval="0x0" description="Base value for comparison of oscillator measurement for device 0 of rank 1" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_DQS_OSC_BASE_VALUE_0_0" width="16" begin="15" end="0" resetval="0x0" description="Base value for comparison of oscillator measurement for device 0 of rank 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_297" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_297" offset="0x24A4" width="32" description="">
		<bitfield id="PI_MR0_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_298" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_298" offset="0x24A8" width="32" description="">
		<bitfield id="PI_MR1_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_299" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_299" offset="0x24AC" width="32" description="">
		<bitfield id="PI_MR2_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_300" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_300" offset="0x24B0" width="32" description="">
		<bitfield id="PI_MR3_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_301" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_301" offset="0x24B4" width="32" description="">
		<bitfield id="PI_MR4_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_302" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_302" offset="0x24B8" width="32" description="">
		<bitfield id="PI_MR5_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_303" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_303" offset="0x24BC" width="32" description="">
		<bitfield id="PI_MR11_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_DATA_F0_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6 for chip select 0 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_304" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_304" offset="0x24C0" width="32" description="">
		<bitfield id="PI_MR23_DATA_F0_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 0 for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR22_DATA_F0_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0 for frequency set 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR14_DATA_F0_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0 for frequency set 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR12_DATA_F0_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0 for frequency set 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_305" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_305" offset="0x24C4" width="32" description="">
		<bitfield id="PI_MR0_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_306" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_306" offset="0x24C8" width="32" description="">
		<bitfield id="PI_MR1_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_307" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_307" offset="0x24CC" width="32" description="">
		<bitfield id="PI_MR2_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_308" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_308" offset="0x24D0" width="32" description="">
		<bitfield id="PI_MR3_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_309" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_309" offset="0x24D4" width="32" description="">
		<bitfield id="PI_MR4_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_310" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_310" offset="0x24D8" width="32" description="">
		<bitfield id="PI_MR5_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_311" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_311" offset="0x24DC" width="32" description="">
		<bitfield id="PI_MR11_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_DATA_F1_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6 for chip select 0 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_312" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_312" offset="0x24E0" width="32" description="">
		<bitfield id="PI_MR23_DATA_F1_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 0 for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR22_DATA_F1_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0 for frequency set 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR14_DATA_F1_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0 for frequency set 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR12_DATA_F1_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0 for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_313" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_313" offset="0x24E4" width="32" description="">
		<bitfield id="PI_MR0_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_314" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_314" offset="0x24E8" width="32" description="">
		<bitfield id="PI_MR1_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_315" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_315" offset="0x24EC" width="32" description="">
		<bitfield id="PI_MR2_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_316" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_316" offset="0x24F0" width="32" description="">
		<bitfield id="PI_MR3_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_317" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_317" offset="0x24F4" width="32" description="">
		<bitfield id="PI_MR4_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_318" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_318" offset="0x24F8" width="32" description="">
		<bitfield id="PI_MR5_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_319" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_319" offset="0x24FC" width="32" description="">
		<bitfield id="PI_MR11_DATA_F2_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 0 for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_DATA_F2_0" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6 for chip select 0 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_320" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_320" offset="0x2500" width="32" description="">
		<bitfield id="PI_MR23_DATA_F2_0" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 0 for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR22_DATA_F2_0" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 0 for frequency set 2." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR14_DATA_F2_0" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 0 for frequency set 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR12_DATA_F2_0" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 0 for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_321" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_321" offset="0x2504" width="32" description="">
		<bitfield id="PI_MR0_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_322" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_322" offset="0x2508" width="32" description="">
		<bitfield id="PI_MR1_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_323" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_323" offset="0x250C" width="32" description="">
		<bitfield id="PI_MR2_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_324" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_324" offset="0x2510" width="32" description="">
		<bitfield id="PI_MR3_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_325" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_325" offset="0x2514" width="32" description="">
		<bitfield id="PI_MR4_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_326" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_326" offset="0x2518" width="32" description="">
		<bitfield id="PI_MR5_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_327" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_327" offset="0x251C" width="32" description="">
		<bitfield id="PI_MR11_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_DATA_F0_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6 for chip select 1 for frequency set 0." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_328" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_328" offset="0x2520" width="32" description="">
		<bitfield id="PI_MR23_DATA_F0_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 1 for frequency set 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR22_DATA_F0_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1 for frequency set 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR14_DATA_F0_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1 for frequency set 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR12_DATA_F0_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1 for frequency set 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_329" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_329" offset="0x2524" width="32" description="">
		<bitfield id="PI_MR0_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_330" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_330" offset="0x2528" width="32" description="">
		<bitfield id="PI_MR1_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_331" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_331" offset="0x252C" width="32" description="">
		<bitfield id="PI_MR2_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_332" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_332" offset="0x2530" width="32" description="">
		<bitfield id="PI_MR3_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_333" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_333" offset="0x2534" width="32" description="">
		<bitfield id="PI_MR4_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_334" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_334" offset="0x2538" width="32" description="">
		<bitfield id="PI_MR5_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_335" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_335" offset="0x253C" width="32" description="">
		<bitfield id="PI_MR11_DATA_F1_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_DATA_F1_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6 for chip select 1 for frequency set 1." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_336" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_336" offset="0x2540" width="32" description="">
		<bitfield id="PI_MR23_DATA_F1_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 1 for frequency set 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR22_DATA_F1_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1 for frequency set 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR14_DATA_F1_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1 for frequency set 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR12_DATA_F1_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1 for frequency set 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_337" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_337" offset="0x2544" width="32" description="">
		<bitfield id="PI_MR0_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 0 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_338" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_338" offset="0x2548" width="32" description="">
		<bitfield id="PI_MR1_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 1 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_339" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_339" offset="0x254C" width="32" description="">
		<bitfield id="PI_MR2_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 2 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_340" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_340" offset="0x2550" width="32" description="">
		<bitfield id="PI_MR3_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 3 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_341" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_341" offset="0x2554" width="32" description="">
		<bitfield id="PI_MR4_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 4 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_342" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_342" offset="0x2558" width="32" description="">
		<bitfield id="PI_MR5_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 5 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_343" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_343" offset="0x255C" width="32" description="">
		<bitfield id="PI_MR11_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 11 for chip select 1 for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR6_DATA_F2_1" width="17" begin="16" end="0" resetval="0x0" description="Data to program into memory mode register 6 for chip select 1 for frequency set 2." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_344" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PI_344" offset="0x2560" width="32" description="">
		<bitfield id="PI_MR23_DATA_F2_1" width="8" begin="31" end="24" resetval="0x0" description="Data to program into memory mode register 23 for chip select 1 for frequency set 2." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PI_MR22_DATA_F2_1" width="8" begin="23" end="16" resetval="0x0" description="Data to program into memory mode register 22 for chip select 1 for frequency set 2." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PI_MR14_DATA_F2_1" width="8" begin="15" end="8" resetval="0x0" description="Data to program into memory mode register 14 for chip select 1 for frequency set 2." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PI_MR12_DATA_F2_1" width="8" begin="7" end="0" resetval="0x0" description="Data to program into memory mode register 12 for chip select 1 for frequency set 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_0" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_0" offset="0x4000" width="32" description="">
		<bitfield id="PHY_CLK_WR_BYPASS_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write data clock bypass mode slave delay setting for slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0" width="7" begin="14" end="8" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 0 with boot frequency." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0" width="3" begin="2" end="0" resetval="0x0" description="RX_PCLK boot clock frequency selection for slice 0." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1" offset="0x4004" width="32" description="">
		<bitfield id="PHY_WRITE_PATH_LAT_ADD_BYPASS_0" width="3" begin="26" end="24" resetval="0x0" description="Number of cycles on bypass mode to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 0." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0" width="10" begin="17" end="8" resetval="0x0" description="Write DQS bypass mode slave delay setting for slice 0." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_IO_PAD_DELAY_TIMING_BYPASS_0" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing on bypass mode for slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_2" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_2" offset="0x4008" width="32" description="">
		<bitfield id="PHY_CLK_BYPASS_OVERRIDE_0" width="1" begin="24" end="24" resetval="0x0" description="Bypass mode override setting for slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_BYPASS_TWO_CYC_PREAMBLE_0" width="2" begin="17" end="16" resetval="0x0" description="Two_cycle_preamble for bypass mode for slice 0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQS bypass mode slave delay setting for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_3" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_3" offset="0x400C" width="32" description="">
		<bitfield id="PHY_SW_WRDQ3_SHIFT_0" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ2_SHIFT_0" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ1_SHIFT_0" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ0_SHIFT_0" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_4" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_4" offset="0x4010" width="32" description="">
		<bitfield id="PHY_SW_WRDQ7_SHIFT_0" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ6_SHIFT_0" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ5_SHIFT_0" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ4_SHIFT_0" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_5" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_5" offset="0x4014" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_DLY_0" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0" width="2" begin="17" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQS_SHIFT_0" width="4" begin="11" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bit [3] is the cycle_shift value." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDM_SHIFT_0" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_6" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_6" offset="0x4018" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0" width="2" begin="25" end="24" resetval="0x0" description="For LPDDR4 boot frequency, write path clock gating disable for slice 0. Bit [0]: disable pull in wrdata_en; Bit [1]: disable write path clock gating, clock always on" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0" width="4" begin="19" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RPTR_UPDATE_0" width="4" begin="11" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to releasing data from the entry FIFO for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0" width="5" begin="4" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_7" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_7" offset="0x401C" width="32" description="">
		<bitfield id="PHY_LPBK_CONTROL_0" width="9" begin="24" end="16" resetval="0x0" description="Loopback control bits for slice 0." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CTRL_LPBK_EN_0" width="2" begin="9" end="8" resetval="0x0" description="Loopback control en for slice 0." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0" width="5" begin="4" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for extended OE generation for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_8" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_8" offset="0x4020" width="32" description="">
		<bitfield id="PHY_GATE_DELAY_COMP_DISABLE_0" width="1" begin="8" end="8" resetval="0x0" description="use the control whether to compensate half_cycle when gate_slave_delay is larger than half_cycle for the gate close for slice 0." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_LPBK_DFX_TIMEOUT_EN_0" width="1" begin="0" end="0" resetval="0x0" description="Loopback read only test timeout mechanism enable for slice 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_9" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_9" offset="0x4024" width="32" description="">
		<bitfield id="PHY_AUTO_TIMING_MARGIN_CONTROL_0" width="32" begin="31" end="0" resetval="0x0" description="Auto timing marging control bits for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_10" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_10" offset="0x4028" width="32" description="">
		<bitfield id="PHY_AUTO_TIMING_MARGIN_OBS_0" width="28" begin="27" end="0" resetval="0x0" description="Observation register for the auto_timing_margin for slice 0. READ-ONLY" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_11" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_11" offset="0x402C" width="32" description="">
		<bitfield id="PHY_PRBS_PATTERN_START_0" width="7" begin="30" end="24" resetval="0x1" description="PRBS7 start pattern for slice 0." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PDA_MODE_EN_0" width="1" begin="16" end="16" resetval="0x0" description="When set to 1, the invalid DQs will be driven by the dfi_wrdata to make sure the tpda_s and tpda_h's timing is meet for slice 0." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_IDLE_0" width="9" begin="8" end="0" resetval="0x0" description="When set to 1, the inavlid DQ will be driven to high, when set to 0, the invalid DQ will be driven to low for slice 0." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_12" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_12" offset="0x4030" width="32" description="">
		<bitfield id="PHY_RDLVL_MULTI_PATT_RST_DISABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Read Leveling read level windows disable reset for slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_MULTI_PATT_ENABLE_0" width="1" begin="16" end="16" resetval="0x0" description="Read Leveling Multi-pattern enable for slice 0." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PRBS_PATTERN_MASK_0" width="9" begin="8" end="0" resetval="0x0" description="PRBS7 mask signal for slice 0." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_13" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_13" offset="0x4034" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQS data clock bypass mode slave delay setting for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_TRAIN_OBS_0" width="7" begin="14" end="8" resetval="0x0" description="Observation register for best vref value for slice 0. READ-ONLY" range="14 - 8" rwaccess="R"/> 
		<bitfield id="PHY_VREF_INITIAL_STEPSIZE_0" width="6" begin="5" end="0" resetval="0x0" description="Data slice initial VREF training step size for slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_14" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_14" offset="0x4038" width="32" description="">
		<bitfield id="PHY_GATE_SMPL1_SLAVE_DELAY_0" width="9" begin="24" end="16" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 0." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_SNAP_OBS_REGS_0" width="1" begin="8" end="8" resetval="0x0" description="Initiates a snapshot of the internal observation registers for slice 0. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_GATE_ERROR_DELAY_SELECT_0" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to wait for the DQS gate to close before flagging an error for slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_15" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_15" offset="0x403C" width="32" description="">
		<bitfield id="PHY_GATE_SMPL2_SLAVE_DELAY_0" width="9" begin="24" end="16" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate2 signal for on-the-fly read DQS training for slice 0." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_MEM_CLASS_0" width="3" begin="10" end="8" resetval="0x0" description="Indicates the type of DRAM for slice 0. 0 for DDR3, 1 for DDR4, 2 for DDR5, 4 for LPDDR2, 5 for LPDDR3. 6 for LPDDR4" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LPDDR_0" width="1" begin="0" end="0" resetval="0x0" description="Adds a cycle of delay for the slice 0 to match the address slice. Set to 1 to add a cycle" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_16" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_16" offset="0x4040" width="32" description="">
		<bitfield id="ON_FLY_GATE_ADJUST_EN_0" width="2" begin="1" end="0" resetval="0x0" description="Control the on-the-fly gate adjustment for slice 0." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_17" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_17" offset="0x4044" width="32" description="">
		<bitfield id="PHY_GATE_TRACKING_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Report the on-the-fly gate measurement result for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_18" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_18" offset="0x4048" width="32" description="">
		<bitfield id="PHY_LP4_PST_AMBLE_0" width="2" begin="1" end="0" resetval="0x0" description="Controls the read postamble extension for LPDDR4 for slice 0." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_19" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_19" offset="0x404C" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT8_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 8 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_20" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_20" offset="0x4050" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT9_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 9 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_21" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_21" offset="0x4054" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT10_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 10 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_22" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_22" offset="0x4058" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT11_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 11 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_23" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_23" offset="0x405C" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT12_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 12 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_24" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_24" offset="0x4060" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT13_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 13 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_25" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_25" offset="0x4064" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT14_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 14 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_26" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_26" offset="0x4068" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT15_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 15 data for slice 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_27" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_27" offset="0x406C" width="32" description="">
		<bitfield id="PHY_RDDQ_ENC_OBS_SELECT_0" width="3" begin="26" end="24" resetval="0x0" description="Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 0." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DLY_LOCK_OBS_SELECT_0" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_FIFO_PTR_RST_DISABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic reset of the read entry FIFO pointers for slice 0. Set to 1 to disable automatic resets." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_SLAVE_LOOP_CNT_UPDATE_0" width="3" begin="2" end="0" resetval="0x0" description="Reserved for future use for slice 0." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_28" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_28" offset="0x4070" width="32" description="">
		<bitfield id="PHY_FIFO_PTR_OBS_SELECT_0" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 0." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WR_SHIFT_OBS_SELECT_0" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal write DQ/DQS automatic cycle/half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WR_ENC_OBS_SELECT_0" width="4" begin="11" end="8" resetval="0x0" description="Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ_ENC_OBS_SELECT_0" width="4" begin="3" end="0" resetval="0x0" description="Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_29" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_29" offset="0x4074" width="32" description="">
		<bitfield id="PHY_WRLVL_CAPTURE_CNT_0" width="6" begin="29" end="24" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during write leveling for slice 0." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_ALGO_0" width="2" begin="17" end="16" resetval="0x0" description="Write leveling algorithm selection for slice 0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_LVL_DEBUG_CONT_0" width="1" begin="8" end="8" resetval="0x0" description="Allows the leveling state machine to advance [when in debug mode] for slice 0. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_LVL_DEBUG_MODE_0" width="1" begin="0" end="0" resetval="0x0" description="Enables leveling debug mode for slice 0. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_30" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_30" offset="0x4078" width="32" description="">
		<bitfield id="PHY_GTLVL_UPDT_WAIT_CNT_0" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 0. The valid range is 0x0 to 0xB." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_CAPTURE_CNT_0" width="6" begin="21" end="16" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during gate training for slice 0." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_MASK_0" width="8" begin="15" end="8" resetval="0x0" description="For ECC slice, should set this register to do DQ bit mask for slice 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_UPDT_WAIT_CNT_0" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_31" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_31" offset="0x407C" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0" width="5" begin="28" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_OP_MODE_0" width="2" begin="17" end="16" resetval="0x0" description="Read leveling algorithm select for slice 0. Clear to 0 to move linearly from left to right. Set to 1 to start inside the window, move left and then move right." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_UPDT_WAIT_CNT_0" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_CAPTURE_CNT_0" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during read leveling for slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_32" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_32" offset="0x4080" width="32" description="">
		<bitfield id="PHY_RDLVL_DATA_SWIZZLE_0" width="18" begin="25" end="8" resetval="0x0" description="Read level bit swizzling for DDR4 operation for slice 0." range="25 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_DATA_MASK_0" width="8" begin="7" end="0" resetval="0x0" description="Per-bit mask for read leveling for slice 0. If all bits are not used, only 1 bit should be cleared to 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_33" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_33" offset="0x4084" width="32" description="">
		<bitfield id="PHY_WDQLVL_PATT_0" width="3" begin="18" end="16" resetval="0x0" description="Defines the training patterns to be used during the write data leveling sequence for slice 0. Bit [0] corresponds to the LFSR data training pattern. Bit [1] corresponds to the CLK data training pattern. Bit [2] corresponds to user-defined data pattern training. If multiple bits are set, the training for each of the chosen patterns will be executed and the settings that give the smallest data valid window eye will be chosen." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_BURST_CNT_0" width="6" begin="13" end="8" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 0." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_CLK_JITTER_TOLERANCE_0" width="8" begin="7" end="0" resetval="0x0" description="Defines the minimum gap requirment for the LE and TE window for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_34" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_34" offset="0x4088" width="32" description="">
		<bitfield id="PHY_WDQLVL_DQDM_OBS_SELECT_0" width="4" begin="27" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 0." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_UPDT_WAIT_CNT_0" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0" width="11" begin="10" end="0" resetval="0x0" description="Defines the slave delay jump value when the TE window is found and begin to serch TE window for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_35" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_35" offset="0x408C" width="32" description="">
		<bitfield id="SC_PHY_WDQLVL_CLR_PREV_RESULTS_0" width="1" begin="24" end="24" resetval="0x0" description="Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 0. Set to 1 to trigger. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PHY_WDQLVL_DM_DLY_STEP_0" width="4" begin="19" end="16" resetval="0x0" description="The slave delay line step for DM training for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DQ_SLV_DELTA_0" width="8" begin="15" end="8" resetval="0x0" description="The margin for DQ0-7's LE and TE dealy to make sure the DQ bits can work during DM training for slice 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_PERIODIC_OBS_SELECT_0" width="8" begin="7" end="0" resetval="0x0" description="Select value to map specific information during or post periodic write data leveling for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_36" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_36" offset="0x4090" width="32" description="">
		<bitfield id="PHY_WDQLVL_DATADM_MASK_0" width="9" begin="8" end="0" resetval="0x0" description="Per-bit mask for write data leveling for slice 0. Set to 1 to mask any bit from the leveling process." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_37" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_37" offset="0x4094" width="32" description="">
		<bitfield id="PHY_USER_PATT0_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 3 to 0 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_38" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_38" offset="0x4098" width="32" description="">
		<bitfield id="PHY_USER_PATT1_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 7 to 4 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_39" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_39" offset="0x409C" width="32" description="">
		<bitfield id="PHY_USER_PATT2_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 11 to 8 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_40" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_40" offset="0x40A0" width="32" description="">
		<bitfield id="PHY_USER_PATT3_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 15 to 12 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_41" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_41" offset="0x40A4" width="32" description="">
		<bitfield id="PHY_NTP_MULT_TRAIN_0" width="1" begin="16" end="16" resetval="0x0" description="Control for single pass only No-Topology training for slice 0." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_USER_PATT4_0" width="16" begin="15" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0. This register holds the DM bit for the 15 to 0 DQ written/read from device." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_42" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_42" offset="0x40A8" width="32" description="">
		<bitfield id="PHY_NTP_PERIOD_THRESHOLD_0" width="10" begin="25" end="16" resetval="0x0" description="Threshold Criteria of period threshold after No-Topology training is completed for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_EARLY_THRESHOLD_0" width="10" begin="9" end="0" resetval="0x0" description="Threshold Criteria of early threshold after No-Topology training is completed for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_43" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_43" offset="0x40AC" width="32" description="">
		<bitfield id="PHY_NTP_PERIOD_THRESHOLD_MAX_0" width="10" begin="25" end="16" resetval="0x0" description="Maximum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_PERIOD_THRESHOLD_MIN_0" width="10" begin="9" end="0" resetval="0x0" description="Minimum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_44" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_44" offset="0x40B0" width="32" description="">
		<bitfield id="PHY_FIFO_PTR_OBS_0" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing read entry FIFO pointers for slice 0. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="SC_PHY_MANUAL_CLEAR_0" width="6" begin="13" end="8" resetval="0x0" description="Manual reset/clear of internal logic for slice 0. Bit [0] initiates manual setup of the read DQS gate. Bit [1] is reset of read entry FIFO pointers. Bit [2] is reset of master delay min/max lock values. Bit [3] is manual reset of master delay unlock counter. Bit [4] is reset of leveling error bit in the leveling status registers. Bit [5] is clearing of the gate tracking observation register. Set each bit to 1 to initiate/reset. WRITE-ONLY" range="13 - 8" rwaccess="W"/> 
		<bitfield id="PHY_CALVL_VREF_DRIVING_SLICE_0" width="1" begin="0" end="0" resetval="0x0" description="Indicates if slice 0 is used to drive the VREF value to the device during CA training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_45" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_45" offset="0x40B4" width="32" description="">
		<bitfield id="PHY_LPBK_RESULT_OBS_0" width="32" begin="31" end="0" resetval="0x1048576" description="Observation register containing loopback status/results for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_46" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_46" offset="0x40B8" width="32" description="">
		<bitfield id="PHY_MASTER_DLY_LOCK_OBS_0" width="11" begin="26" end="16" resetval="0x0" description="Observation register containing master delay results for slice 0. READ-ONLY" range="26 - 16" rwaccess="R"/> 
		<bitfield id="PHY_LPBK_ERROR_COUNT_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for slice 0. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_47" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_47" offset="0x40BC" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing read DQS DQ rising edge adder slave delay encoded value for slice 0. READ-ONLY" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PHY_MEAS_DLY_STEP_VALUE_0" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 0. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0" width="7" begin="14" end="8" resetval="0x0" description="Observation register containing read DQS base slave delay encoded value for slice 0. READ-ONLY" range="14 - 8" rwaccess="R"/> 
		<bitfield id="PHY_RDDQ_SLV_DLY_ENC_OBS_0" width="7" begin="6" end="0" resetval="0x0" description="Observation register containing read DQ slave delay encoded values for slice 0. READ-ONLY" range="6 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_48" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_48" offset="0x40C0" width="32" description="">
		<bitfield id="PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0" width="7" begin="30" end="24" resetval="0x0" description="Observation register containing write DQS base slave delay encoded value for slice 0. READ-ONLY" range="30 - 24" rwaccess="R"/> 
		<bitfield id="PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0" width="11" begin="18" end="8" resetval="0x0" description="Observation register containing read DQS gate slave delay encoded value for slice 0. READ-ONLY" range="18 - 8" rwaccess="R"/> 
		<bitfield id="PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing read DQS DQ falling edge adder slave delay encoded value for slice 0. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_49" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_49" offset="0x40C4" width="32" description="">
		<bitfield id="PHY_WR_SHIFT_OBS_0" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for slice 0. READ-ONLY" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PHY_WR_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="15" end="8" resetval="0x0" description="Observation register containing write adder slave delay encoded value for slice 0. READ-ONLY" range="15 - 8" rwaccess="R"/> 
		<bitfield id="PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing write DQ base slave delay encoded value for slice 0. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_50" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_50" offset="0x40C8" width="32" description="">
		<bitfield id="PHY_WRLVL_HARD1_DELAY_OBS_0" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing write leveling first hard 1 DQS slave delay for slice 0. READ-ONLY" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_WRLVL_HARD0_DELAY_OBS_0" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing write leveling last hard 0 DQS slave delay for slice 0. READ-ONLY" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_51" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_51" offset="0x40CC" width="32" description="">
		<bitfield id="PHY_WRLVL_STATUS_OBS_0" width="21" begin="20" end="0" resetval="0x0" description="Observation register containing write leveling status for slice 0. READ-ONLY" range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_52" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_52" offset="0x40D0" width="32" description="">
		<bitfield id="PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing gate sample2 slave delay encoded values for slice 0. READ-ONLY" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing gate sample1 slave delay encoded values for slice 0. READ-ONLY" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_53" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_53" offset="0x40D4" width="32" description="">
		<bitfield id="PHY_GTLVL_HARD1_DELAY_OBS_0" width="14" begin="29" end="16" resetval="0x0" description="Observation register containing gate training last hard 1 DQS slave delay for slice 0. READ-ONLY" range="29 - 16" rwaccess="R"/> 
		<bitfield id="PHY_GTLVL_HARD0_DELAY_OBS_0" width="14" begin="13" end="0" resetval="0x0" description="Observation register containing gate training first hard 0 DQS slave delay for slice 0. READ-ONLY" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_54" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_54" offset="0x40D8" width="32" description="">
		<bitfield id="PHY_GTLVL_STATUS_OBS_0" width="18" begin="17" end="0" resetval="0x0" description="Observation register containing gate training status for slice 0. READ-ONLY" range="17 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_55" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_55" offset="0x40DC" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing read leveling data window trailing edge slave delay setting for slice 0. READ-ONLY" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing read leveling data window leading edge slave delay setting for slice 0. READ-ONLY" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_56" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_56" offset="0x40E0" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0" width="2" begin="1" end="0" resetval="0x0" description="Observation register containing read leveling number of windows found for slice 0. READ-ONLY" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_57" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_57" offset="0x40E4" width="32" description="">
		<bitfield id="PHY_RDLVL_STATUS_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing read leveling status for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_58" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_58" offset="0x40E8" width="32" description="">
		<bitfield id="PHY_WDQLVL_DQDM_TE_DLY_OBS_0" width="11" begin="26" end="16" resetval="0x2047" description="Observation register containing write data leveling data window trailing edge slave delay setting for slice 0. READ-ONLY" range="26 - 16" rwaccess="R"/> 
		<bitfield id="PHY_WDQLVL_DQDM_LE_DLY_OBS_0" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing write data leveling data window leading edge slave delay setting for slice 0. READ-ONLY" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_59" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_59" offset="0x40EC" width="32" description="">
		<bitfield id="PHY_WDQLVL_STATUS_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing write data leveling status for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_60" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_60" offset="0x40F0" width="32" description="">
		<bitfield id="PHY_WDQLVL_PERIODIC_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic write data leveling status for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_61" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_61" offset="0x40F4" width="32" description="">
		<bitfield id="PHY_DDL_MODE_0" width="31" begin="30" end="0" resetval="0x0" description="DDL mode for slice 0." range="30 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_62" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_62" offset="0x40F8" width="32" description="">
		<bitfield id="PHY_DDL_MASK_0" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_63" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_63" offset="0x40FC" width="32" description="">
		<bitfield id="PHY_DDL_TEST_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_64" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_64" offset="0x4100" width="32" description="">
		<bitfield id="PHY_DDL_TEST_MSTR_DLY_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation delays for slice 0 master DDL. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_65" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_65" offset="0x4104" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ0_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ0 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_WDQS_OE_EXTEND_0" width="1" begin="8" end="8" resetval="0x0" description="LPDDR4 write preamble extension enable for slice 0." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_0" width="8" begin="7" end="0" resetval="0x0" description="Specify threshold value for PHY init update tracking for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_66" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_66" offset="0x4108" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ2_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ2 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQ1_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ1 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_67" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_67" offset="0x410C" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ4_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ4 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQ3_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ3 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_68" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_68" offset="0x4110" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ6_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ6 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQ5_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ5 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_69" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_69" offset="0x4114" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ7_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ7 for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_70" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_70" offset="0x4118" width="32" description="">
		<bitfield id="PHY_RX_CAL_DM_0" width="18" begin="17" end="0" resetval="0x0" description="RX Calibration codes for DM for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_71" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_71" offset="0x411C" width="32" description="">
		<bitfield id="PHY_RX_CAL_FDBK_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for FDBK for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQS_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQS for slice 0. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_72" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_72" offset="0x4120" width="32" description="">
		<bitfield id="PHY_FDBK_PWR_CTRL_0" width="3" begin="26" end="24" resetval="0x0" description="Shutoff gate feedback IO to reduce power for slice 0." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_STATIC_TOG_DISABLE_0" width="5" begin="20" end="16" resetval="0x0" description="Control to disable toggle during static activity for slice 0. bit0: Write path delay line disable; bit1: Read path delay line disable; bit2: Read data path disable; bit3: clk_phy disable; bit4: master delay line disable." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_BIAS_EN_0" width="11" begin="10" end="0" resetval="0x0" description="Controls RX_BIAS_EN pin for each pad for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_73" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_73" offset="0x4124" width="32" description="">
		<bitfield id="PHY_SLICE_PWR_RDC_DISABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Data slice power reduction disable for slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0" width="1" begin="16" end="16" resetval="0x0" description="Data slice RX_CAL block power reduction disable for slice 0." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDPATH_GATE_DISABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Data slice read path power reduction disable for slice 0." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_SLV_DLY_CTRL_GATE_DISABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Data slice slv_dly_control block power reduction disable for slice 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_74" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_74" offset="0x4128" width="32" description="">
		<bitfield id="PHY_DQS_TSEL_ENABLE_0" width="3" begin="26" end="24" resetval="0x0" description="Operation type tsel enables for DQS signals for slice 0. Bit [0] enables tsel_en during read cycles. Bit [1] enables tsel_en during write cycles. Bit [2] enables tsel_en during idle cycles. Set each bit to 1 to enable." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_SELECT_0" width="16" begin="23" end="8" resetval="0x0" description="Operation type tsel select values for DQ/DM signals for slice 0." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_ENABLE_0" width="3" begin="2" end="0" resetval="0x0" description="Operation type tsel enables for DQ/DM signals for slice 0. Bit [0] enables tsel_en during read cycles. Bit [1] enables tsel_en during write cycles. Bit [2] enables tsel_en during idle cycles. Set each bit to 1 to enable." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_75" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_75" offset="0x412C" width="32" description="">
		<bitfield id="PHY_VREF_INITIAL_START_POINT_0" width="7" begin="30" end="24" resetval="0x0" description="Data slice initial VREF training start value for slice 0." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_TWO_CYC_PREAMBLE_0" width="2" begin="17" end="16" resetval="0x0" description="2 cycle preamble support for slice 0. Bit [0] controls the 2 cycle read preamble. Bit [1] controls the 2 cycle write preamble. Set each bit to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_TSEL_SELECT_0" width="16" begin="15" end="0" resetval="0x0" description="Operation type tsel select values for DQS signals for slice 0." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_76" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_76" offset="0x4130" width="32" description="">
		<bitfield id="PHY_NTP_WDQ_STEP_SIZE_0" width="8" begin="31" end="24" resetval="0x0" description="Step size of WR DQ slave delay during No-Topology training for slice 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_TRAIN_EN_0" width="1" begin="16" end="16" resetval="0x0" description="Enable for No-Topology training for slice 0." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_TRAINING_CTRL_0" width="2" begin="9" end="8" resetval="0x0" description="Data slice vref training enable control for slice 0." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_INITIAL_STOP_POINT_0" width="7" begin="6" end="0" resetval="0x0" description="Data slice initial VREF training stop value for slice 0." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_77" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_77" offset="0x4134" width="32" description="">
		<bitfield id="PHY_NTP_WDQ_STOP_0" width="11" begin="26" end="16" resetval="0x0" description="End of WR DQ slave delay in No-Topology training for slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_WDQ_START_0" width="11" begin="10" end="0" resetval="0x0" description="Starting WR DQ slave delay in No-Topology training for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_78" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_78" offset="0x4138" width="32" description="">
		<bitfield id="PHY_SW_WDQLVL_DVW_MIN_EN_0" width="1" begin="24" end="24" resetval="0x0" description="SW override to enable use of PHY_WDQLVL_DVW_MIN for slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DVW_MIN_0" width="10" begin="17" end="8" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 0." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_WDQ_BIT_EN_0" width="8" begin="7" end="0" resetval="0x0" description="Enable Bit for WR DQ during No-Topology training for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_79" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_79" offset="0x413C" width="32" description="">
		<bitfield id="PHY_PAD_RX_DCD_0_0" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_TX_DCD_0" width="5" begin="20" end="16" resetval="0x0" description="Controls TX_DCD pin for each pad for slice 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_FAST_LVL_EN_0" width="4" begin="11" end="8" resetval="0x0" description="Enable for fast multi-pattern window search for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_PER_START_OFFSET_0" width="6" begin="5" end="0" resetval="0x0" description="Peridic training start point offset for slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_80" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_80" offset="0x4140" width="32" description="">
		<bitfield id="PHY_PAD_RX_DCD_4_0" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_3_0" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_2_0" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_1_0" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_81" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_81" offset="0x4144" width="32" description="">
		<bitfield id="PHY_PAD_DM_RX_DCD_0" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for dm pad for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_7_0" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_6_0" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_5_0" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_82" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_82" offset="0x4148" width="32" description="">
		<bitfield id="PHY_PAD_DSLICE_IO_CFG_0" width="7" begin="22" end="16" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 0." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_FDBK_RX_DCD_0" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for fdbk pad for slice 0." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_DQS_RX_DCD_0" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for dqs pad for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_83" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_83" offset="0x414C" width="32" description="">
		<bitfield id="PHY_RDDQ1_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ1 slave delay setting for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ0_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ0 slave delay setting for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_84" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_84" offset="0x4150" width="32" description="">
		<bitfield id="PHY_RDDQ3_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ3 slave delay setting for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ2_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ2 slave delay setting for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_85" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_85" offset="0x4154" width="32" description="">
		<bitfield id="PHY_RDDQ5_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ5 slave delay setting for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ4_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ4 slave delay setting for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_86" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_86" offset="0x4158" width="32" description="">
		<bitfield id="PHY_RDDQ7_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ7 slave delay setting for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ6_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ6 slave delay setting for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_87" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_87" offset="0x415C" width="32" description="">
		<bitfield id="PHY_RX_CAL_ALL_DLY_0" width="5" begin="28" end="24" resetval="0x0" description="Defines the number of cycles/half cycles that the rx_cal_all_opad signal should be asserted for. There is a phy_rx_cal_all_dly_X parameter for each of the slices of data sent on the DFI data bus for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_PCLK_CLK_SEL_0" width="3" begin="18" end="16" resetval="0x0" description="RX_PCLK clock frequency selection for slice 0." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDM_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DM/DBI slave delay setting for slice 0. May be used for data swap." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_88" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_88" offset="0x4160" width="32" description="">
		<bitfield id="PHY_DQS_OE_TIMING_0" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS output enable signals for slice 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_WR_TIMING_0" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQ/DM write based termination enable and select signals for slice 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_RD_TIMING_0" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM read based termination enable and select signals for slice 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_OE_TIMING_0" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM output enable signals for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_89" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_89" offset="0x4164" width="32" description="">
		<bitfield id="PHY_DQS_TSEL_WR_TIMING_0" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS write based termination enable and select signals for slice 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_OE_RD_TIMING_0" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS read based OE extension for slice 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_TSEL_RD_TIMING_0" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS read based termination enable and select signals for slice 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_IO_PAD_DELAY_TIMING_0" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing for slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_90" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_90" offset="0x4168" width="32" description="">
		<bitfield id="PHY_PAD_VREF_CTRL_DQ_0" width="12" begin="27" end="16" resetval="0x0" description="Pad VREF control settings for DQ slice 0." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_SETTING_TIME_0" width="16" begin="15" end="0" resetval="0x0" description="Number of cycles for vref settle after setting is changed for slice 0." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_91" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_91" offset="0x416C" width="32" description="">
		<bitfield id="PHY_IE_MODE_0" width="2" begin="25" end="24" resetval="0x0" description="Input enable mode bits for slice 0. Bit [0] enables the mode where the input enables are always on; set to 1 to enable. Bit [1] disables the input enable on the DM signal; set to 1 to disable." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDATA_EN_IE_DLY_0" width="2" begin="17" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 0." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_IE_TIMING_0" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS input enable signals for slice 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_IE_TIMING_0" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM input enable signals for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_92" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_92" offset="0x4170" width="32" description="">
		<bitfield id="PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0" width="5" begin="28" end="24" resetval="0x0" description="For WR DQ training, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_RDDATA_EN_DLY_0" width="5" begin="20" end="16" resetval="0x0" description="For WR DQ training, the number of cycles that the dfi_rddata_en signal is early for slice 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_IE_ON_0" width="1" begin="8" end="8" resetval="0x0" description="IE control, 1 meams IE is always on during WR DQ training for slice 0." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_DBI_MODE_0" width="2" begin="1" end="0" resetval="0x0" description="DBI mode for slice 0. Bit [0] enables return of DBI read data." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_93" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_93" offset="0x4174" width="32" description="">
		<bitfield id="PHY_SW_MASTER_MODE_0" width="4" begin="19" end="16" resetval="0x0" description="Master delay line override settings for slice 0. Bit [0] enables software half clock mode. Bit [1] is the software half clock mode value. Bit [2] enables software bypass mode. Bit [3] is the software bypass mode value." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDATA_EN_OE_DLY_0" width="5" begin="12" end="8" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for LP4 OE extension generation for slice 0." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDATA_EN_TSEL_DLY_0" width="5" begin="4" end="0" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_94" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_94" offset="0x4178" width="32" description="">
		<bitfield id="PHY_MASTER_DELAY_WAIT_0" width="8" begin="31" end="24" resetval="0x0" description="Wait cycles for master delay line locking algorithm for slice 0. Bits [3:0] are the cycle wait count after a calibration clock setting change. Bits [7:4] are the cycle wait count after a master delay setting change." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DELAY_STEP_0" width="6" begin="21" end="16" resetval="0x0" description="Incremental step size for master delay line locking algorithm for slice 0." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DELAY_START_0" width="11" begin="10" end="0" resetval="0x0" description="Start value for master delay line locking algorithm for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_95" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_95" offset="0x417C" width="32" description="">
		<bitfield id="PHY_WRLVL_DLY_FINE_STEP_0" width="4" begin="27" end="24" resetval="0x0" description="DQS slave delay fine step size during write leveling for slice 0." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_DLY_STEP_0" width="8" begin="23" end="16" resetval="0x0" description="DQS slave delay step size during write leveling for slice 0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RPTR_UPDATE_0" width="4" begin="11" end="8" resetval="0x0" description="Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DELAY_HALF_MEASURE_0" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle in the data slice master for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_96" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_96" offset="0x4180" width="32" description="">
		<bitfield id="PHY_GTLVL_RESP_WAIT_CNT_0" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 0. The valid range is 0x0 to 0xB." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_DLY_STEP_0" width="4" begin="11" end="8" resetval="0x0" description="DQS slave delay step size during gate training for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_RESP_WAIT_CNT_0" width="6" begin="5" end="0" resetval="0x0" description="Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_97" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_97" offset="0x4184" width="32" description="">
		<bitfield id="PHY_GTLVL_FINAL_STEP_0" width="10" begin="25" end="16" resetval="0x0" description="Final backup step delay used in gate training algorithm for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_BACK_STEP_0" width="10" begin="9" end="0" resetval="0x0" description="Interim backup step delay used in gate training algorithm for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_98" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_98" offset="0x4188" width="32" description="">
		<bitfield id="PHY_WDQLVL_DM_SEARCH_RANGE_0" width="9" begin="24" end="16" resetval="0x0" description="The dm slave delay search range for non-lpddr4 DM training for slice 0." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_QTR_DLY_STEP_0" width="4" begin="11" end="8" resetval="0x0" description="Defines the step granularity for the logic to use once an edge is found for slice 0. When this occurs, the logic jumps back to the previous invalid value and uses this step size to determine a more accurate delay value." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DLY_STEP_0" width="8" begin="7" end="0" resetval="0x0" description="DQ slave delay step size during write data leveling for slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_99" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_99" offset="0x418C" width="32" description="">
		<bitfield id="PHY_RDLVL_DLY_STEP_0" width="4" begin="11" end="8" resetval="0x0" description="DQS slave delay step size during read leveling for slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_TOGGLE_PRE_SUPPORT_0" width="1" begin="0" end="0" resetval="0x0" description="Support the toggle read preamble for LPDDR4 for slice 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_100" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_100" offset="0x4190" width="32" description="">
		<bitfield id="PHY_RDLVL_MAX_EDGE_0" width="10" begin="9" end="0" resetval="0x0" description="The maximun rdlvl slave delay search window for read eye training for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_101" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_101" offset="0x4194" width="32" description="">
		<bitfield id="PHY_MEAS_DLY_STEP_ENABLE_0" width="7" begin="30" end="24" resetval="0x0" description="Data slice training step definition using phy_meas_dly_step_value for slice 0." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQ_OSC_DELTA_0" width="7" begin="22" end="16" resetval="0x0" description=" Slave delay offset that applies to a 1 bit change of dfi_wdq_osc_code for slice 0." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WRPATH_GATE_TIMING_0" width="3" begin="10" end="8" resetval="0x0" description="Write path clock gating timing for slice 0. it means additional clock number to write path clock gate" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRPATH_GATE_DISABLE_0" width="2" begin="1" end="0" resetval="0x0" description="Write path clock gating disable for slice 0. [0]: disable pull in wrdata_en; [1]: disable write path clock gating, clock always on" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_102" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_102" offset="0x4198" width="32" description="">
		<bitfield id="PHY_RDDATA_EN_DLY_0" width="5" begin="4" end="0" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is early for slice 0." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_103" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_103" offset="0x419C" width="32" description="">
		<bitfield id="PHY_DQ_DM_SWIZZLE0_0" width="32" begin="31" end="0" resetval="0x0" description="DQ/DM bit swizzling 0 for slice 0. Bits [3:0] inform the PHY which bit in {DM,DQ]} map to DQ0, Bits [7:4] inform the PHY which bit in {DM,DQ} map to DQ1, etc." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_104" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_104" offset="0x41A0" width="32" description="">
		<bitfield id="PHY_DQ_DM_SWIZZLE1_0" width="4" begin="3" end="0" resetval="0x0" description="DQ/DM bit swizzling 1 for slice 0. Bits [3:0] inform the PHY which bit in {DM,DQ]} map to DM." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_105" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_105" offset="0x41A4" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ1_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ1 for slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ0_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ0 for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_106" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_106" offset="0x41A8" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ3_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ3 for slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ2_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ2 for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_107" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_107" offset="0x41AC" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ5_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ5 for slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ4_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ4 for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_108" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_108" offset="0x41B0" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ7_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ7 for slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ6_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ6 for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_109" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_109" offset="0x41B4" width="32" description="">
		<bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Write clock slave delay setting for DQS for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDM_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DM for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_110" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_110" offset="0x41B8" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0" width="10" begin="17" end="8" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ0 for slice 0." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_THRESHOLD_ADJUST_0" width="2" begin="1" end="0" resetval="0x0" description="Write level threshold adjust value based on those thresholds for DQS for slice 0." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_111" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_111" offset="0x41BC" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ1 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ0 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_112" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_112" offset="0x41C0" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ2 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ1 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_113" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_113" offset="0x41C4" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ3 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ2 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_114" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_114" offset="0x41C8" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ4 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ3 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_115" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_115" offset="0x41CC" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ5 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ4 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_116" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_116" offset="0x41D0" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ6 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ5 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_117" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_117" offset="0x41D4" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ7 for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ6 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_118" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_118" offset="0x41D8" width="32" description="">
		<bitfield id="PHY_RDDQS_DM_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DM for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ7 for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_119" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_119" offset="0x41DC" width="32" description="">
		<bitfield id="PHY_RDDQS_GATE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQS slave delay setting for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DM_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DM for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_120" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_120" offset="0x41E0" width="32" description="">
		<bitfield id="PHY_WRLVL_DELAY_EARLY_THRESHOLD_0" width="10" begin="25" end="16" resetval="0x0" description="Write level delay threshold above which will be considered in previous cycle for slice 0." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WRITE_PATH_LAT_ADD_0" width="3" begin="10" end="8" resetval="0x0" description="Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 0." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_LATENCY_ADJUST_0" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_121" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_121" offset="0x41E4" width="32" description="">
		<bitfield id="PHY_WRLVL_EARLY_FORCE_ZERO_0" width="1" begin="16" end="16" resetval="0x0" description="Force the final write level delay value [that meets the early threshold] to 0 for slice 0." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0" width="10" begin="9" end="0" resetval="0x0" description="Write level delay threshold below which will add a cycle of write path latency for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_122" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_122" offset="0x41E8" width="32" description="">
		<bitfield id="PHY_GTLVL_LAT_ADJ_START_0" width="4" begin="19" end="16" resetval="0x0" description="Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_RDDQS_SLV_DLY_START_0" width="10" begin="9" end="0" resetval="0x0" description="Initial read DQS gate slave delay setting during gate training for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_123" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_123" offset="0x41EC" width="32" description="">
		<bitfield id="PHY_NTP_PASS_0" width="1" begin="24" end="24" resetval="0x0" description="Indicates if No-topology training found a passing result for slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_WRLAT_START_0" width="4" begin="19" end="16" resetval="0x0" description="Initial value for phy_write_path_lat_add for No-topology training and early threshold for slice 0." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_START_0" width="11" begin="10" end="0" resetval="0x0" description="Initial DQ/DM slave delay setting during write data leveling for slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_124" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_124" offset="0x41F0" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0" width="10" begin="9" end="0" resetval="0x0" description="Read leveling starting value for the DQS/DQ slave delay settings for slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_125" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_125" offset="0x41F4" width="32" description="">
		<bitfield id="PHY_DSLICE_PAD_RX_CTLE_SETTING_0" width="6" begin="21" end="16" resetval="0x0" description="Setting for RX ctle P/N of pad for slice 0." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DSLICE_PAD_BOOSTPN_SETTING_0" width="16" begin="15" end="0" resetval="0x0" description="Setting for boost P/N of pad for slice 0." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_256" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_256" offset="0x4400" width="32" description="">
		<bitfield id="PHY_CLK_WR_BYPASS_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write data clock bypass mode slave delay setting for slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1" width="7" begin="14" end="8" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 1 with boot frequency." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1" width="3" begin="2" end="0" resetval="0x0" description="RX_PCLK boot clock frequency selection for slice 1." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_257" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_257" offset="0x4404" width="32" description="">
		<bitfield id="PHY_WRITE_PATH_LAT_ADD_BYPASS_1" width="3" begin="26" end="24" resetval="0x0" description="Number of cycles on bypass mode to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 1." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1" width="10" begin="17" end="8" resetval="0x0" description="Write DQS bypass mode slave delay setting for slice 1." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_IO_PAD_DELAY_TIMING_BYPASS_1" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing on bypass mode for slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_258" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_258" offset="0x4408" width="32" description="">
		<bitfield id="PHY_CLK_BYPASS_OVERRIDE_1" width="1" begin="24" end="24" resetval="0x0" description="Bypass mode override setting for slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_BYPASS_TWO_CYC_PREAMBLE_1" width="2" begin="17" end="16" resetval="0x0" description="Two_cycle_preamble for bypass mode for slice 1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQS bypass mode slave delay setting for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_259" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_259" offset="0x440C" width="32" description="">
		<bitfield id="PHY_SW_WRDQ3_SHIFT_1" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ2_SHIFT_1" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ1_SHIFT_1" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ0_SHIFT_1" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_260" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_260" offset="0x4410" width="32" description="">
		<bitfield id="PHY_SW_WRDQ7_SHIFT_1" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ6_SHIFT_1" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ5_SHIFT_1" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQ4_SHIFT_1" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_261" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_261" offset="0x4414" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_DLY_1" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1" width="2" begin="17" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDQS_SHIFT_1" width="4" begin="11" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bit [3] is the cycle_shift value." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_WRDM_SHIFT_1" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] are the cycle_shift value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_262" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_262" offset="0x4418" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1" width="2" begin="25" end="24" resetval="0x0" description="For LPDDR4 boot frequency, write path clock gating disable for slice 1. Bit [0]: disable pull in wrdata_en; Bit [1]: disable write path clock gating, clock always on" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1" width="4" begin="19" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RPTR_UPDATE_1" width="4" begin="11" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to releasing data from the entry FIFO for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1" width="5" begin="4" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_263" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_263" offset="0x441C" width="32" description="">
		<bitfield id="PHY_LPBK_CONTROL_1" width="9" begin="24" end="16" resetval="0x0" description="Loopback control bits for slice 1." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CTRL_LPBK_EN_1" width="2" begin="9" end="8" resetval="0x0" description="Loopback control en for slice 1." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1" width="5" begin="4" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for extended OE generation for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_264" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_264" offset="0x4420" width="32" description="">
		<bitfield id="PHY_GATE_DELAY_COMP_DISABLE_1" width="1" begin="8" end="8" resetval="0x0" description="use the control whether to compensate half_cycle when gate_slave_delay is larger than half_cycle for the gate close for slice 1." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_LPBK_DFX_TIMEOUT_EN_1" width="1" begin="0" end="0" resetval="0x0" description="Loopback read only test timeout mechanism enable for slice 1." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_265" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_265" offset="0x4424" width="32" description="">
		<bitfield id="PHY_AUTO_TIMING_MARGIN_CONTROL_1" width="32" begin="31" end="0" resetval="0x0" description="Auto timing marging control bits for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_266" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_266" offset="0x4428" width="32" description="">
		<bitfield id="PHY_AUTO_TIMING_MARGIN_OBS_1" width="28" begin="27" end="0" resetval="0x0" description="Observation register for the auto_timing_margin for slice 1. READ-ONLY" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_267" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_267" offset="0x442C" width="32" description="">
		<bitfield id="PHY_PRBS_PATTERN_START_1" width="7" begin="30" end="24" resetval="0x1" description="PRBS7 start pattern for slice 1." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PDA_MODE_EN_1" width="1" begin="16" end="16" resetval="0x0" description="When set to 1, the invalid DQs will be driven by the dfi_wrdata to make sure the tpda_s and tpda_h's timing is meet for slice 1." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_IDLE_1" width="9" begin="8" end="0" resetval="0x0" description="When set to 1, the inavlid DQ will be driven to high, when set to 0, the invalid DQ will be driven to low for slice 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_268" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_268" offset="0x4430" width="32" description="">
		<bitfield id="PHY_RDLVL_MULTI_PATT_RST_DISABLE_1" width="1" begin="24" end="24" resetval="0x0" description="Read Leveling read level windows disable reset for slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_MULTI_PATT_ENABLE_1" width="1" begin="16" end="16" resetval="0x0" description="Read Leveling Multi-pattern enable for slice 1." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PRBS_PATTERN_MASK_1" width="9" begin="8" end="0" resetval="0x0" description="PRBS7 mask signal for slice 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_269" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_269" offset="0x4434" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQS data clock bypass mode slave delay setting for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_TRAIN_OBS_1" width="7" begin="14" end="8" resetval="0x0" description="Observation register for best vref value for slice 1. READ-ONLY" range="14 - 8" rwaccess="R"/> 
		<bitfield id="PHY_VREF_INITIAL_STEPSIZE_1" width="6" begin="5" end="0" resetval="0x0" description="Data slice initial VREF training step size for slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_270" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_270" offset="0x4438" width="32" description="">
		<bitfield id="PHY_GATE_SMPL1_SLAVE_DELAY_1" width="9" begin="24" end="16" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 1." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_SNAP_OBS_REGS_1" width="1" begin="8" end="8" resetval="0x0" description="Initiates a snapshot of the internal observation registers for slice 1. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_GATE_ERROR_DELAY_SELECT_1" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to wait for the DQS gate to close before flagging an error for slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_271" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_271" offset="0x443C" width="32" description="">
		<bitfield id="PHY_GATE_SMPL2_SLAVE_DELAY_1" width="9" begin="24" end="16" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate2 signal for on-the-fly read DQS training for slice 1." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_MEM_CLASS_1" width="3" begin="10" end="8" resetval="0x0" description="Indicates the type of DRAM for slice 1. 0 for DDR3, 1 for DDR4, 2 for DDR5, 4 for LPDDR2, 5 for LPDDR3. 6 for LPDDR4" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LPDDR_1" width="1" begin="0" end="0" resetval="0x0" description="Adds a cycle of delay for the slice 1 to match the address slice. Set to 1 to add a cycle" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_272" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_272" offset="0x4440" width="32" description="">
		<bitfield id="ON_FLY_GATE_ADJUST_EN_1" width="2" begin="1" end="0" resetval="0x0" description="Control the on-the-fly gate adjustment for slice 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_273" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_273" offset="0x4444" width="32" description="">
		<bitfield id="PHY_GATE_TRACKING_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Report the on-the-fly gate measurement result for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_274" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_274" offset="0x4448" width="32" description="">
		<bitfield id="PHY_LP4_PST_AMBLE_1" width="2" begin="1" end="0" resetval="0x0" description="Controls the read postamble extension for LPDDR4 for slice 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_275" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_275" offset="0x444C" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT8_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 8 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_276" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_276" offset="0x4450" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT9_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 9 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_277" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_277" offset="0x4454" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT10_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 10 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_278" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_278" offset="0x4458" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT11_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 11 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_279" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_279" offset="0x445C" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT12_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 12 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_280" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_280" offset="0x4460" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT13_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 13 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_281" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_281" offset="0x4464" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT14_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 14 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_282" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_282" offset="0x4468" width="32" description="">
		<bitfield id="PHY_RDLVL_PATT15_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 15 data for slice 1." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_283" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_283" offset="0x446C" width="32" description="">
		<bitfield id="PHY_RDDQ_ENC_OBS_SELECT_1" width="3" begin="26" end="24" resetval="0x0" description="Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 1." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DLY_LOCK_OBS_SELECT_1" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_FIFO_PTR_RST_DISABLE_1" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic reset of the read entry FIFO pointers for slice 1. Set to 1 to disable automatic resets." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_SLAVE_LOOP_CNT_UPDATE_1" width="3" begin="2" end="0" resetval="0x0" description="Reserved for future use for slice 1." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_284" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_284" offset="0x4470" width="32" description="">
		<bitfield id="PHY_FIFO_PTR_OBS_SELECT_1" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 1." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WR_SHIFT_OBS_SELECT_1" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal write DQ/DQS automatic cycle/half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WR_ENC_OBS_SELECT_1" width="4" begin="11" end="8" resetval="0x0" description="Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ_ENC_OBS_SELECT_1" width="4" begin="3" end="0" resetval="0x0" description="Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_285" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_285" offset="0x4474" width="32" description="">
		<bitfield id="PHY_WRLVL_CAPTURE_CNT_1" width="6" begin="29" end="24" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during write leveling for slice 1." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_ALGO_1" width="2" begin="17" end="16" resetval="0x0" description="Write leveling algorithm selection for slice 1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_LVL_DEBUG_CONT_1" width="1" begin="8" end="8" resetval="0x0" description="Allows the leveling state machine to advance [when in debug mode] for slice 1. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_LVL_DEBUG_MODE_1" width="1" begin="0" end="0" resetval="0x0" description="Enables leveling debug mode for slice 1. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_286" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_286" offset="0x4478" width="32" description="">
		<bitfield id="PHY_GTLVL_UPDT_WAIT_CNT_1" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 1. The valid range is 0x0 to 0xB." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_CAPTURE_CNT_1" width="6" begin="21" end="16" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during gate training for slice 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_MASK_1" width="8" begin="15" end="8" resetval="0x0" description="For ECC slice, should set this register to do DQ bit mask for slice 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_UPDT_WAIT_CNT_1" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_287" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_287" offset="0x447C" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1" width="5" begin="28" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_OP_MODE_1" width="2" begin="17" end="16" resetval="0x0" description="Read leveling algorithm select for slice 1. Clear to 0 to move linearly from left to right. Set to 1 to start inside the window, move left and then move right." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_UPDT_WAIT_CNT_1" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_CAPTURE_CNT_1" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during read leveling for slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_288" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_288" offset="0x4480" width="32" description="">
		<bitfield id="PHY_RDLVL_DATA_SWIZZLE_1" width="18" begin="25" end="8" resetval="0x0" description="Read level bit swizzling for DDR4 operation for slice 1." range="25 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDLVL_DATA_MASK_1" width="8" begin="7" end="0" resetval="0x0" description="Per-bit mask for read leveling for slice 1. If all bits are not used, only 1 bit should be cleared to 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_289" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_289" offset="0x4484" width="32" description="">
		<bitfield id="PHY_WDQLVL_PATT_1" width="3" begin="18" end="16" resetval="0x0" description="Defines the training patterns to be used during the write data leveling sequence for slice 1. Bit [0] corresponds to the LFSR data training pattern. Bit [1] corresponds to the CLK data training pattern. Bit [2] corresponds to user-defined data pattern training. If multiple bits are set, the training for each of the chosen patterns will be executed and the settings that give the smallest data valid window eye will be chosen." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_BURST_CNT_1" width="6" begin="13" end="8" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 1." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_CLK_JITTER_TOLERANCE_1" width="8" begin="7" end="0" resetval="0x0" description="Defines the minimum gap requirment for the LE and TE window for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_290" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_290" offset="0x4488" width="32" description="">
		<bitfield id="PHY_WDQLVL_DQDM_OBS_SELECT_1" width="4" begin="27" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 1." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_UPDT_WAIT_CNT_1" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1" width="11" begin="10" end="0" resetval="0x0" description="Defines the slave delay jump value when the TE window is found and begin to serch TE window for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_291" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_291" offset="0x448C" width="32" description="">
		<bitfield id="SC_PHY_WDQLVL_CLR_PREV_RESULTS_1" width="1" begin="24" end="24" resetval="0x0" description="Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 1. Set to 1 to trigger. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PHY_WDQLVL_DM_DLY_STEP_1" width="4" begin="19" end="16" resetval="0x0" description="The slave delay line step for DM training for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DQ_SLV_DELTA_1" width="8" begin="15" end="8" resetval="0x0" description="The margin for DQ0-7's LE and TE dealy to make sure the DQ bits can work during DM training for slice 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_PERIODIC_OBS_SELECT_1" width="8" begin="7" end="0" resetval="0x0" description="Select value to map specific information during or post periodic write data leveling for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_292" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_292" offset="0x4490" width="32" description="">
		<bitfield id="PHY_WDQLVL_DATADM_MASK_1" width="9" begin="8" end="0" resetval="0x0" description="Per-bit mask for write data leveling for slice 1. Set to 1 to mask any bit from the leveling process." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_293" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_293" offset="0x4494" width="32" description="">
		<bitfield id="PHY_USER_PATT0_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 3 to 0 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_294" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_294" offset="0x4498" width="32" description="">
		<bitfield id="PHY_USER_PATT1_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 7 to 4 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_295" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_295" offset="0x449C" width="32" description="">
		<bitfield id="PHY_USER_PATT2_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 11 to 8 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_296" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_296" offset="0x44A0" width="32" description="">
		<bitfield id="PHY_USER_PATT3_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 15 to 12 written/read from device." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_297" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_297" offset="0x44A4" width="32" description="">
		<bitfield id="PHY_NTP_MULT_TRAIN_1" width="1" begin="16" end="16" resetval="0x0" description="Control for single pass only No-Topology training for slice 1." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_USER_PATT4_1" width="16" begin="15" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1. This register holds the DM bit for the 15 to 0 DQ written/read from device." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_298" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_298" offset="0x44A8" width="32" description="">
		<bitfield id="PHY_NTP_PERIOD_THRESHOLD_1" width="10" begin="25" end="16" resetval="0x0" description="Threshold Criteria of period threshold after No-Topology training is completed for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_EARLY_THRESHOLD_1" width="10" begin="9" end="0" resetval="0x0" description="Threshold Criteria of early threshold after No-Topology training is completed for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_299" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_299" offset="0x44AC" width="32" description="">
		<bitfield id="PHY_NTP_PERIOD_THRESHOLD_MAX_1" width="10" begin="25" end="16" resetval="0x0" description="Maximum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_PERIOD_THRESHOLD_MIN_1" width="10" begin="9" end="0" resetval="0x0" description="Minimum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_300" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_300" offset="0x44B0" width="32" description="">
		<bitfield id="PHY_FIFO_PTR_OBS_1" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing read entry FIFO pointers for slice 1. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="SC_PHY_MANUAL_CLEAR_1" width="6" begin="13" end="8" resetval="0x0" description="Manual reset/clear of internal logic for slice 1. Bit [0] initiates manual setup of the read DQS gate. Bit [1] is reset of read entry FIFO pointers. Bit [2] is reset of master delay min/max lock values. Bit [3] is manual reset of master delay unlock counter. Bit [4] is reset of leveling error bit in the leveling status registers. Bit [5] is clearing of the gate tracking observation register. Set each bit to 1 to initiate/reset. WRITE-ONLY" range="13 - 8" rwaccess="W"/> 
		<bitfield id="PHY_CALVL_VREF_DRIVING_SLICE_1" width="1" begin="0" end="0" resetval="0x0" description="Indicates if slice 1 is used to drive the VREF value to the device during CA training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_301" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_301" offset="0x44B4" width="32" description="">
		<bitfield id="PHY_LPBK_RESULT_OBS_1" width="32" begin="31" end="0" resetval="0x1048576" description="Observation register containing loopback status/results for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_302" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_302" offset="0x44B8" width="32" description="">
		<bitfield id="PHY_MASTER_DLY_LOCK_OBS_1" width="11" begin="26" end="16" resetval="0x0" description="Observation register containing master delay results for slice 1. READ-ONLY" range="26 - 16" rwaccess="R"/> 
		<bitfield id="PHY_LPBK_ERROR_COUNT_OBS_1" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for slice 1. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_303" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_303" offset="0x44BC" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing read DQS DQ rising edge adder slave delay encoded value for slice 1. READ-ONLY" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PHY_MEAS_DLY_STEP_VALUE_1" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 1. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1" width="7" begin="14" end="8" resetval="0x0" description="Observation register containing read DQS base slave delay encoded value for slice 1. READ-ONLY" range="14 - 8" rwaccess="R"/> 
		<bitfield id="PHY_RDDQ_SLV_DLY_ENC_OBS_1" width="7" begin="6" end="0" resetval="0x0" description="Observation register containing read DQ slave delay encoded values for slice 1. READ-ONLY" range="6 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_304" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_304" offset="0x44C0" width="32" description="">
		<bitfield id="PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1" width="7" begin="30" end="24" resetval="0x0" description="Observation register containing write DQS base slave delay encoded value for slice 1. READ-ONLY" range="30 - 24" rwaccess="R"/> 
		<bitfield id="PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1" width="11" begin="18" end="8" resetval="0x0" description="Observation register containing read DQS gate slave delay encoded value for slice 1. READ-ONLY" range="18 - 8" rwaccess="R"/> 
		<bitfield id="PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing read DQS DQ falling edge adder slave delay encoded value for slice 1. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_305" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_305" offset="0x44C4" width="32" description="">
		<bitfield id="PHY_WR_SHIFT_OBS_1" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for slice 1. READ-ONLY" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PHY_WR_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="15" end="8" resetval="0x0" description="Observation register containing write adder slave delay encoded value for slice 1. READ-ONLY" range="15 - 8" rwaccess="R"/> 
		<bitfield id="PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing write DQ base slave delay encoded value for slice 1. READ-ONLY" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_306" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_306" offset="0x44C8" width="32" description="">
		<bitfield id="PHY_WRLVL_HARD1_DELAY_OBS_1" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing write leveling first hard 1 DQS slave delay for slice 1. READ-ONLY" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_WRLVL_HARD0_DELAY_OBS_1" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing write leveling last hard 0 DQS slave delay for slice 1. READ-ONLY" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_307" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_307" offset="0x44CC" width="32" description="">
		<bitfield id="PHY_WRLVL_STATUS_OBS_1" width="21" begin="20" end="0" resetval="0x0" description="Observation register containing write leveling status for slice 1. READ-ONLY" range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_308" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_308" offset="0x44D0" width="32" description="">
		<bitfield id="PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing gate sample2 slave delay encoded values for slice 1. READ-ONLY" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing gate sample1 slave delay encoded values for slice 1. READ-ONLY" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_309" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_309" offset="0x44D4" width="32" description="">
		<bitfield id="PHY_GTLVL_HARD1_DELAY_OBS_1" width="14" begin="29" end="16" resetval="0x0" description="Observation register containing gate training last hard 1 DQS slave delay for slice 1. READ-ONLY" range="29 - 16" rwaccess="R"/> 
		<bitfield id="PHY_GTLVL_HARD0_DELAY_OBS_1" width="14" begin="13" end="0" resetval="0x0" description="Observation register containing gate training first hard 0 DQS slave delay for slice 1. READ-ONLY" range="13 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_310" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_310" offset="0x44D8" width="32" description="">
		<bitfield id="PHY_GTLVL_STATUS_OBS_1" width="18" begin="17" end="0" resetval="0x0" description="Observation register containing gate training status for slice 1. READ-ONLY" range="17 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_311" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_311" offset="0x44DC" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing read leveling data window trailing edge slave delay setting for slice 1. READ-ONLY" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing read leveling data window leading edge slave delay setting for slice 1. READ-ONLY" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_312" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_312" offset="0x44E0" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1" width="2" begin="1" end="0" resetval="0x0" description="Observation register containing read leveling number of windows found for slice 1. READ-ONLY" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_313" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_313" offset="0x44E4" width="32" description="">
		<bitfield id="PHY_RDLVL_STATUS_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing read leveling status for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_314" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_314" offset="0x44E8" width="32" description="">
		<bitfield id="PHY_WDQLVL_DQDM_TE_DLY_OBS_1" width="11" begin="26" end="16" resetval="0x2047" description="Observation register containing write data leveling data window trailing edge slave delay setting for slice 1. READ-ONLY" range="26 - 16" rwaccess="R"/> 
		<bitfield id="PHY_WDQLVL_DQDM_LE_DLY_OBS_1" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing write data leveling data window leading edge slave delay setting for slice 1. READ-ONLY" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_315" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_315" offset="0x44EC" width="32" description="">
		<bitfield id="PHY_WDQLVL_STATUS_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing write data leveling status for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_316" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_316" offset="0x44F0" width="32" description="">
		<bitfield id="PHY_WDQLVL_PERIODIC_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic write data leveling status for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_317" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_317" offset="0x44F4" width="32" description="">
		<bitfield id="PHY_DDL_MODE_1" width="31" begin="30" end="0" resetval="0x0" description="DDL mode for slice 1." range="30 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_318" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_318" offset="0x44F8" width="32" description="">
		<bitfield id="PHY_DDL_MASK_1" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_319" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_319" offset="0x44FC" width="32" description="">
		<bitfield id="PHY_DDL_TEST_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_320" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_320" offset="0x4500" width="32" description="">
		<bitfield id="PHY_DDL_TEST_MSTR_DLY_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation delays for slice 1 master DDL. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_321" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_321" offset="0x4504" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ0_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ0 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_WDQS_OE_EXTEND_1" width="1" begin="8" end="8" resetval="0x0" description="LPDDR4 write preamble extension enable for slice 1." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_1" width="8" begin="7" end="0" resetval="0x0" description="Specify threshold value for PHY init update tracking for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_322" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_322" offset="0x4508" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ2_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ2 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQ1_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ1 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_323" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_323" offset="0x450C" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ4_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ4 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQ3_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ3 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_324" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_324" offset="0x4510" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ6_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ6 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQ5_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ5 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_325" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_325" offset="0x4514" width="32" description="">
		<bitfield id="PHY_RX_CAL_DQ7_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ7 for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_326" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_326" offset="0x4518" width="32" description="">
		<bitfield id="PHY_RX_CAL_DM_1" width="18" begin="17" end="0" resetval="0x0" description="RX Calibration codes for DM for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_327" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_327" offset="0x451C" width="32" description="">
		<bitfield id="PHY_RX_CAL_FDBK_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for FDBK for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_CAL_DQS_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQS for slice 1. Bits [5:0] contain rx_cal_code_down. Bits [11:6] contain rx_cal_code_up. Bits [17:12] contain rx_cal_code2_down. Bits [23:18] contain rx_cal_code2_up." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_328" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_328" offset="0x4520" width="32" description="">
		<bitfield id="PHY_FDBK_PWR_CTRL_1" width="3" begin="26" end="24" resetval="0x0" description="Shutoff gate feedback IO to reduce power for slice 1." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_STATIC_TOG_DISABLE_1" width="5" begin="20" end="16" resetval="0x0" description="Control to disable toggle during static activity for slice 1. bit0: Write path delay line disable; bit1: Read path delay line disable; bit2: Read data path disable; bit3: clk_phy disable; bit4: master delay line disable." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_BIAS_EN_1" width="11" begin="10" end="0" resetval="0x0" description="Controls RX_BIAS_EN pin for each pad for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_329" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_329" offset="0x4524" width="32" description="">
		<bitfield id="PHY_SLICE_PWR_RDC_DISABLE_1" width="1" begin="24" end="24" resetval="0x0" description="Data slice power reduction disable for slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1" width="1" begin="16" end="16" resetval="0x0" description="Data slice RX_CAL block power reduction disable for slice 1." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDPATH_GATE_DISABLE_1" width="1" begin="8" end="8" resetval="0x0" description="Data slice read path power reduction disable for slice 1." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_SLV_DLY_CTRL_GATE_DISABLE_1" width="1" begin="0" end="0" resetval="0x0" description="Data slice slv_dly_control block power reduction disable for slice 1." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_330" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_330" offset="0x4528" width="32" description="">
		<bitfield id="PHY_DQS_TSEL_ENABLE_1" width="3" begin="26" end="24" resetval="0x0" description="Operation type tsel enables for DQS signals for slice 1. Bit [0] enables tsel_en during read cycles. Bit [1] enables tsel_en during write cycles. Bit [2] enables tsel_en during idle cycles. Set each bit to 1 to enable." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_SELECT_1" width="16" begin="23" end="8" resetval="0x0" description="Operation type tsel select values for DQ/DM signals for slice 1." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_ENABLE_1" width="3" begin="2" end="0" resetval="0x0" description="Operation type tsel enables for DQ/DM signals for slice 1. Bit [0] enables tsel_en during read cycles. Bit [1] enables tsel_en during write cycles. Bit [2] enables tsel_en during idle cycles. Set each bit to 1 to enable." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_331" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_331" offset="0x452C" width="32" description="">
		<bitfield id="PHY_VREF_INITIAL_START_POINT_1" width="7" begin="30" end="24" resetval="0x0" description="Data slice initial VREF training start value for slice 1." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_TWO_CYC_PREAMBLE_1" width="2" begin="17" end="16" resetval="0x0" description="2 cycle preamble support for slice 1. Bit [0] controls the 2 cycle read preamble. Bit [1] controls the 2 cycle write preamble. Set each bit to 1 to enable." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_TSEL_SELECT_1" width="16" begin="15" end="0" resetval="0x0" description="Operation type tsel select values for DQS signals for slice 1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_332" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_332" offset="0x4530" width="32" description="">
		<bitfield id="PHY_NTP_WDQ_STEP_SIZE_1" width="8" begin="31" end="24" resetval="0x0" description="Step size of WR DQ slave delay during No-Topology training for slice 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_TRAIN_EN_1" width="1" begin="16" end="16" resetval="0x0" description="Enable for No-Topology training for slice 1." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_TRAINING_CTRL_1" width="2" begin="9" end="8" resetval="0x0" description="Data slice vref training enable control for slice 1." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_INITIAL_STOP_POINT_1" width="7" begin="6" end="0" resetval="0x0" description="Data slice initial VREF training stop value for slice 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_333" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_333" offset="0x4534" width="32" description="">
		<bitfield id="PHY_NTP_WDQ_STOP_1" width="11" begin="26" end="16" resetval="0x0" description="End of WR DQ slave delay in No-Topology training for slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_WDQ_START_1" width="11" begin="10" end="0" resetval="0x0" description="Starting WR DQ slave delay in No-Topology training for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_334" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_334" offset="0x4538" width="32" description="">
		<bitfield id="PHY_SW_WDQLVL_DVW_MIN_EN_1" width="1" begin="24" end="24" resetval="0x0" description="SW override to enable use of PHY_WDQLVL_DVW_MIN for slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DVW_MIN_1" width="10" begin="17" end="8" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 1." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_WDQ_BIT_EN_1" width="8" begin="7" end="0" resetval="0x0" description="Enable Bit for WR DQ during No-Topology training for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_335" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_335" offset="0x453C" width="32" description="">
		<bitfield id="PHY_PAD_RX_DCD_0_1" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_TX_DCD_1" width="5" begin="20" end="16" resetval="0x0" description="Controls TX_DCD pin for each pad for slice 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_FAST_LVL_EN_1" width="4" begin="11" end="8" resetval="0x0" description="Enable for fast multi-pattern window search for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_PER_START_OFFSET_1" width="6" begin="5" end="0" resetval="0x0" description="Peridic training start point offset for slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_336" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_336" offset="0x4540" width="32" description="">
		<bitfield id="PHY_PAD_RX_DCD_4_1" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_3_1" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_2_1" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_1_1" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_337" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_337" offset="0x4544" width="32" description="">
		<bitfield id="PHY_PAD_DM_RX_DCD_1" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for dm pad for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_7_1" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_6_1" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_RX_DCD_5_1" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_338" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_338" offset="0x4548" width="32" description="">
		<bitfield id="PHY_PAD_DSLICE_IO_CFG_1" width="7" begin="22" end="16" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 1." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_FDBK_RX_DCD_1" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for fdbk pad for slice 1." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_DQS_RX_DCD_1" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for dqs pad for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_339" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_339" offset="0x454C" width="32" description="">
		<bitfield id="PHY_RDDQ1_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ1 slave delay setting for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ0_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ0 slave delay setting for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_340" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_340" offset="0x4550" width="32" description="">
		<bitfield id="PHY_RDDQ3_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ3 slave delay setting for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ2_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ2 slave delay setting for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_341" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_341" offset="0x4554" width="32" description="">
		<bitfield id="PHY_RDDQ5_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ5 slave delay setting for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ4_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ4 slave delay setting for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_342" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_342" offset="0x4558" width="32" description="">
		<bitfield id="PHY_RDDQ7_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ7 slave delay setting for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQ6_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ6 slave delay setting for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_343" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_343" offset="0x455C" width="32" description="">
		<bitfield id="PHY_RX_CAL_ALL_DLY_1" width="5" begin="28" end="24" resetval="0x0" description="Defines the number of cycles/half cycles that the rx_cal_all_opad signal should be asserted for. There is a phy_rx_cal_all_dly_X parameter for each of the slices of data sent on the DFI data bus for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_RX_PCLK_CLK_SEL_1" width="3" begin="18" end="16" resetval="0x0" description="RX_PCLK clock frequency selection for slice 1." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDM_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DM/DBI slave delay setting for slice 1. May be used for data swap." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_344" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_344" offset="0x4560" width="32" description="">
		<bitfield id="PHY_DQS_OE_TIMING_1" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS output enable signals for slice 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_WR_TIMING_1" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQ/DM write based termination enable and select signals for slice 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_TSEL_RD_TIMING_1" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM read based termination enable and select signals for slice 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_OE_TIMING_1" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM output enable signals for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_345" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_345" offset="0x4564" width="32" description="">
		<bitfield id="PHY_DQS_TSEL_WR_TIMING_1" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS write based termination enable and select signals for slice 1." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_OE_RD_TIMING_1" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS read based OE extension for slice 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_TSEL_RD_TIMING_1" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS read based termination enable and select signals for slice 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_IO_PAD_DELAY_TIMING_1" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing for slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_346" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_346" offset="0x4568" width="32" description="">
		<bitfield id="PHY_PAD_VREF_CTRL_DQ_1" width="12" begin="27" end="16" resetval="0x0" description="Pad VREF control settings for DQ slice 1." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_VREF_SETTING_TIME_1" width="16" begin="15" end="0" resetval="0x0" description="Number of cycles for vref settle after setting is changed for slice 1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_347" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_347" offset="0x456C" width="32" description="">
		<bitfield id="PHY_IE_MODE_1" width="2" begin="25" end="24" resetval="0x0" description="Input enable mode bits for slice 1. Bit [0] enables the mode where the input enables are always on; set to 1 to enable. Bit [1] disables the input enable on the DM signal; set to 1 to disable." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDATA_EN_IE_DLY_1" width="2" begin="17" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 1." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DQS_IE_TIMING_1" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS input enable signals for slice 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DQ_IE_TIMING_1" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM input enable signals for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_348" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_348" offset="0x4570" width="32" description="">
		<bitfield id="PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1" width="5" begin="28" end="24" resetval="0x0" description="For WR DQ training, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_RDDATA_EN_DLY_1" width="5" begin="20" end="16" resetval="0x0" description="For WR DQ training, the number of cycles that the dfi_rddata_en signal is early for slice 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_IE_ON_1" width="1" begin="8" end="8" resetval="0x0" description="IE control, 1 meams IE is always on during WR DQ training for slice 1." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_DBI_MODE_1" width="2" begin="1" end="0" resetval="0x0" description="DBI mode for slice 1. Bit [0] enables return of DBI read data." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_349" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_349" offset="0x4574" width="32" description="">
		<bitfield id="PHY_SW_MASTER_MODE_1" width="4" begin="19" end="16" resetval="0x0" description="Master delay line override settings for slice 1. Bit [0] enables software half clock mode. Bit [1] is the software half clock mode value. Bit [2] enables software bypass mode. Bit [3] is the software bypass mode value." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDATA_EN_OE_DLY_1" width="5" begin="12" end="8" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for LP4 OE extension generation for slice 1." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDATA_EN_TSEL_DLY_1" width="5" begin="4" end="0" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_350" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_350" offset="0x4578" width="32" description="">
		<bitfield id="PHY_MASTER_DELAY_WAIT_1" width="8" begin="31" end="24" resetval="0x0" description="Wait cycles for master delay line locking algorithm for slice 1. Bits [3:0] are the cycle wait count after a calibration clock setting change. Bits [7:4] are the cycle wait count after a master delay setting change." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DELAY_STEP_1" width="6" begin="21" end="16" resetval="0x0" description="Incremental step size for master delay line locking algorithm for slice 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DELAY_START_1" width="11" begin="10" end="0" resetval="0x0" description="Start value for master delay line locking algorithm for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_351" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_351" offset="0x457C" width="32" description="">
		<bitfield id="PHY_WRLVL_DLY_FINE_STEP_1" width="4" begin="27" end="24" resetval="0x0" description="DQS slave delay fine step size during write leveling for slice 1." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_DLY_STEP_1" width="8" begin="23" end="16" resetval="0x0" description="DQS slave delay step size during write leveling for slice 1." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RPTR_UPDATE_1" width="4" begin="11" end="8" resetval="0x0" description="Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_DELAY_HALF_MEASURE_1" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle in the data slice master for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_352" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_352" offset="0x4580" width="32" description="">
		<bitfield id="PHY_GTLVL_RESP_WAIT_CNT_1" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 1. The valid range is 0x0 to 0xB." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_DLY_STEP_1" width="4" begin="11" end="8" resetval="0x0" description="DQS slave delay step size during gate training for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_RESP_WAIT_CNT_1" width="6" begin="5" end="0" resetval="0x0" description="Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_353" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_353" offset="0x4584" width="32" description="">
		<bitfield id="PHY_GTLVL_FINAL_STEP_1" width="10" begin="25" end="16" resetval="0x0" description="Final backup step delay used in gate training algorithm for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_BACK_STEP_1" width="10" begin="9" end="0" resetval="0x0" description="Interim backup step delay used in gate training algorithm for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_354" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_354" offset="0x4588" width="32" description="">
		<bitfield id="PHY_WDQLVL_DM_SEARCH_RANGE_1" width="9" begin="24" end="16" resetval="0x0" description="The dm slave delay search range for non-lpddr4 DM training for slice 1." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_QTR_DLY_STEP_1" width="4" begin="11" end="8" resetval="0x0" description="Defines the step granularity for the logic to use once an edge is found for slice 1. When this occurs, the logic jumps back to the previous invalid value and uses this step size to determine a more accurate delay value." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DLY_STEP_1" width="8" begin="7" end="0" resetval="0x0" description="DQ slave delay step size during write data leveling for slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_355" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_355" offset="0x458C" width="32" description="">
		<bitfield id="PHY_RDLVL_DLY_STEP_1" width="4" begin="11" end="8" resetval="0x0" description="DQS slave delay step size during read leveling for slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_TOGGLE_PRE_SUPPORT_1" width="1" begin="0" end="0" resetval="0x0" description="Support the toggle read preamble for LPDDR4 for slice 1." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_356" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_356" offset="0x4590" width="32" description="">
		<bitfield id="PHY_RDLVL_MAX_EDGE_1" width="10" begin="9" end="0" resetval="0x0" description="The maximun rdlvl slave delay search window for read eye training for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_357" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_357" offset="0x4594" width="32" description="">
		<bitfield id="PHY_MEAS_DLY_STEP_ENABLE_1" width="7" begin="30" end="24" resetval="0x0" description="Data slice training step definition using phy_meas_dly_step_value for slice 1." range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQ_OSC_DELTA_1" width="7" begin="22" end="16" resetval="0x0" description=" Slave delay offset that applies to a 1 bit change of dfi_wdq_osc_code for slice 1." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WRPATH_GATE_TIMING_1" width="3" begin="10" end="8" resetval="0x0" description="Write path clock gating timing for slice 1. it means additional clock number to write path clock gate" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRPATH_GATE_DISABLE_1" width="2" begin="1" end="0" resetval="0x0" description="Write path clock gating disable for slice 1. [0]: disable pull in wrdata_en; [1]: disable write path clock gating, clock always on" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_358" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_358" offset="0x4598" width="32" description="">
		<bitfield id="PHY_RDDATA_EN_DLY_1" width="5" begin="4" end="0" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is early for slice 1." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_359" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_359" offset="0x459C" width="32" description="">
		<bitfield id="PHY_DQ_DM_SWIZZLE0_1" width="32" begin="31" end="0" resetval="0x0" description="DQ/DM bit swizzling 0 for slice 1. Bits [3:0] inform the PHY which bit in {DM,DQ]} map to DQ0, Bits [7:4] inform the PHY which bit in {DM,DQ} map to DQ1, etc." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_360" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_360" offset="0x45A0" width="32" description="">
		<bitfield id="PHY_DQ_DM_SWIZZLE1_1" width="4" begin="3" end="0" resetval="0x0" description="DQ/DM bit swizzling 1 for slice 1. Bits [3:0] inform the PHY which bit in {DM,DQ]} map to DM." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_361" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_361" offset="0x45A4" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ1_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ1 for slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ0_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ0 for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_362" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_362" offset="0x45A8" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ3_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ3 for slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ2_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ2 for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_363" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_363" offset="0x45AC" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ5_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ5 for slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ4_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ4 for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_364" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_364" offset="0x45B0" width="32" description="">
		<bitfield id="PHY_CLK_WRDQ7_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ7 for slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDQ6_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ6 for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_365" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_365" offset="0x45B4" width="32" description="">
		<bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Write clock slave delay setting for DQS for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CLK_WRDM_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DM for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_366" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_366" offset="0x45B8" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1" width="10" begin="17" end="8" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ0 for slice 1." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_THRESHOLD_ADJUST_1" width="2" begin="1" end="0" resetval="0x0" description="Write level threshold adjust value based on those thresholds for DQS for slice 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_367" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_367" offset="0x45BC" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ1 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ0 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_368" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_368" offset="0x45C0" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ2 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ1 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_369" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_369" offset="0x45C4" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ3 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ2 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_370" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_370" offset="0x45C8" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ4 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ3 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_371" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_371" offset="0x45CC" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ5 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ4 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_372" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_372" offset="0x45D0" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ6 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ5 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_373" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_373" offset="0x45D4" width="32" description="">
		<bitfield id="PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ7 for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ6 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_374" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_374" offset="0x45D8" width="32" description="">
		<bitfield id="PHY_RDDQS_DM_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DM for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ7 for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_375" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_375" offset="0x45DC" width="32" description="">
		<bitfield id="PHY_RDDQS_GATE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQS slave delay setting for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_DM_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DM for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_376" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_376" offset="0x45E0" width="32" description="">
		<bitfield id="PHY_WRLVL_DELAY_EARLY_THRESHOLD_1" width="10" begin="25" end="16" resetval="0x0" description="Write level delay threshold above which will be considered in previous cycle for slice 1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WRITE_PATH_LAT_ADD_1" width="3" begin="10" end="8" resetval="0x0" description="Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 1." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_RDDQS_LATENCY_ADJUST_1" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_377" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_377" offset="0x45E4" width="32" description="">
		<bitfield id="PHY_WRLVL_EARLY_FORCE_ZERO_1" width="1" begin="16" end="16" resetval="0x0" description="Force the final write level delay value [that meets the early threshold] to 0 for slice 1." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1" width="10" begin="9" end="0" resetval="0x0" description="Write level delay threshold below which will add a cycle of write path latency for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_378" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_378" offset="0x45E8" width="32" description="">
		<bitfield id="PHY_GTLVL_LAT_ADJ_START_1" width="4" begin="19" end="16" resetval="0x0" description="Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GTLVL_RDDQS_SLV_DLY_START_1" width="10" begin="9" end="0" resetval="0x0" description="Initial read DQS gate slave delay setting during gate training for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_379" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_379" offset="0x45EC" width="32" description="">
		<bitfield id="PHY_NTP_PASS_1" width="1" begin="24" end="24" resetval="0x0" description="Indicates if No-topology training found a passing result for slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_NTP_WRLAT_START_1" width="4" begin="19" end="16" resetval="0x0" description="Initial value for phy_write_path_lat_add for No-topology training and early threshold for slice 1." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_START_1" width="11" begin="10" end="0" resetval="0x0" description="Initial DQ/DM slave delay setting during write data leveling for slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_380" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_380" offset="0x45F0" width="32" description="">
		<bitfield id="PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1" width="10" begin="9" end="0" resetval="0x0" description="Read leveling starting value for the DQS/DQ slave delay settings for slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_381" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_381" offset="0x45F4" width="32" description="">
		<bitfield id="PHY_DSLICE_PAD_RX_CTLE_SETTING_1" width="6" begin="21" end="16" resetval="0x0" description="Setting for RX ctle P/N of pad for slice 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_DSLICE_PAD_BOOSTPN_SETTING_1" width="16" begin="15" end="0" resetval="0x0" description="Setting for boost P/N of pad for slice 1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_512" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_512" offset="0x4800" width="32" description="">
		<bitfield id="SC_PHY_ADR_MANUAL_CLEAR_0" width="3" begin="26" end="24" resetval="0x0" description="Manual reset/clear of internal logic for address slice 0. Bit [0] is reset of master delay min/max lock values. Bit [1] is manual reset of master delay unlock counter. Bit [2] clears the loopback error/results registers. Set each bit to 1 to reset. WRITE-ONLY" range="26 - 24" rwaccess="W"/> 
		<bitfield id="PHY_ADR_CLK_BYPASS_OVERRIDE_0" width="1" begin="16" end="16" resetval="0x0" description="Bypass mode override setting for address slice 0. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Command/Address clock bypass mode slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_513" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_513" offset="0x4804" width="32" description="">
		<bitfield id="PHY_ADR_LPBK_RESULT_OBS_0" width="32" begin="31" end="0" resetval="0x4096" description="Observation register containing loopback status/results for address slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_514" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_514" offset="0x4808" width="32" description="">
		<bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 0." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MEAS_DLY_STEP_VALUE_0" width="8" begin="23" end="16" resetval="0x0" description="Contains the fraction of a cycle in 1 delay element numerator with demominator of 512, for address slice 0. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_LPBK_ERROR_COUNT_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for address slice 0. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_515" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_515" offset="0x480C" width="32" description="">
		<bitfield id="PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing addr slave delay for address slice 0. READ-ONLY" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PHY_ADR_BASE_SLV_DLY_ENC_OBS_0" width="7" begin="22" end="16" resetval="0x0" description="Observation register containing base slave delay for address slice 0. READ-ONLY" range="22 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_0" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing master delay results for address slice 0. READ-ONLY" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_516" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_516" offset="0x4810" width="32" description="">
		<bitfield id="PHY_ADR_TSEL_ENABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Enables tsel_en for address slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_ADR_SNAP_OBS_REGS_0" width="1" begin="16" end="16" resetval="0x0" description="Initiates a snapshot of the internal observation registers for address slice 0. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0" width="3" begin="10" end="8" resetval="0x0" description="Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 0." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0" width="3" begin="2" end="0" resetval="0x0" description="Reserved for address slice 0." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_517" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_517" offset="0x4814" width="32" description="">
		<bitfield id="PHY_ADR_PWR_RDC_DISABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Power reduction disable for address slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_PRBS_PATTERN_MASK_0" width="5" begin="20" end="16" resetval="0x0" description="PRBS7 mask signal for address slice 0." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_PRBS_PATTERN_START_0" width="7" begin="14" end="8" resetval="0x1" description="PRBS7 start pattern for address slice 0." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_LPBK_CONTROL_0" width="7" begin="6" end="0" resetval="0x0" description="Loopback control bits for address slice 0." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_518" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_518" offset="0x4818" width="32" description="">
		<bitfield id="PHY_ADR_IE_MODE_0" width="1" begin="24" end="24" resetval="0x0" description="Input enable control for address slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_WRADDR_SHIFT_OBS_0" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for address slice 0. READ-ONLY" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_TYPE_0" width="2" begin="9" end="8" resetval="0x0" description="DRAM type for address slice 0." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Power reduction slv_dly_control block gate disable for address slice 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_519" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_519" offset="0x481C" width="32" description="">
		<bitfield id="PHY_ADR_DDL_MODE_0" width="27" begin="26" end="0" resetval="0x0" description="DDL mode for address slice 0." range="26 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_520" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_520" offset="0x4820" width="32" description="">
		<bitfield id="PHY_ADR_DDL_MASK_0" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for address slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_521" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_521" offset="0x4824" width="32" description="">
		<bitfield id="PHY_ADR_DDL_TEST_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing DDL test bits for address slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_522" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_522" offset="0x4828" width="32" description="">
		<bitfield id="PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing master DDL bits for address slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_523" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_523" offset="0x482C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_COARSE_DLY_0" width="11" begin="26" end="16" resetval="0x0" description="Coarse CA training DDL increment value for address slice 0." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_START_0" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL start value for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_524" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_524" offset="0x4830" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_QTR_0" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL quarter cycle delay value for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_525" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_525" offset="0x4834" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_SWIZZLE0_0" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 0 for address slice 0." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_526" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_526" offset="0x4838" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_RANK_CTRL_0" width="2" begin="25" end="24" resetval="0x0" description="CA training rank aggregation control bits for address slice 0." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_SWIZZLE1_0" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 1 for address slice 0." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_527" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_527" offset="0x483C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_PERIODIC_START_OFFSET_0" width="9" begin="24" end="16" resetval="0x0" description="Relative offset to start periodic CALVL from previous result" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_RESP_WAIT_CNT_0" width="4" begin="11" end="8" resetval="0x0" description="Number of samples to wait before sampling response during CA training for address slice 0." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_NUM_PATTERNS_0" width="2" begin="1" end="0" resetval="0x0" description="Number of patterns to use during CA training for address slice 0." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_528" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_528" offset="0x4840" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS_SELECT_0" width="3" begin="26" end="24" resetval="0x0" description="CA bit lane to observe result from OBS0 during CA training for address slice 0." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_ADR_CALVL_ERROR_CLR_0" width="1" begin="16" end="16" resetval="0x0" description="Clears the CA training state machine error status for address slice 0. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="SC_PHY_ADR_CALVL_DEBUG_CONT_0" width="1" begin="8" end="8" resetval="0x0" description="Allows the CA training state machine to advance [when in debug mode] for address slice 0. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_ADR_CALVL_DEBUG_MODE_0" width="1" begin="0" end="0" resetval="0x0" description="Enables CA training debug mode for address slice 0. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_529" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_529" offset="0x4844" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS0_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains lane specific CA training bits for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_530" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_530" offset="0x4848" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS1_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains general CA training bits for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_531" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_531" offset="0x484C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS2_0" width="32" begin="31" end="0" resetval="0x256" description="Observation register contains periodic CA training bits for slice 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_532" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_532" offset="0x4850" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_0_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 0 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_533" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_533" offset="0x4854" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_0_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 0 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_534" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_534" offset="0x4858" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_1_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 1 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_535" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_535" offset="0x485C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_1_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 1 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_536" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_536" offset="0x4860" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_2_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 2 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_537" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_537" offset="0x4864" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_2_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 2 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_538" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_538" offset="0x4868" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_3_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 3 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_539" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_539" offset="0x486C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_3_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 3 for address slice 0." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_540" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_540" offset="0x4870" width="32" description="">
		<bitfield id="PHY_ADR_ADDR_SEL_0" width="30" begin="29" end="0" resetval="0x0" description="Selects which DFI address pins connect to which CA pins for LPDDR3/4 for address slice 0." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_541" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_541" offset="0x4874" width="32" description="">
		<bitfield id="PHY_ADR_SEG_MASK_0" width="6" begin="29" end="24" resetval="0x0" description="Segment mask bit for address slice 0. Set to 1 to indicate that the bit is either CA 4 or CA 9." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_BIT_MASK_0" width="6" begin="21" end="16" resetval="0x0" description="Mask bit for address slice 0. Set to 1 to indicate that the bit is used." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_LP4_BOOT_SLV_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Address slave delay setting during the LPDDR4 boot frequency operation for address slice 0." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_542" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_542" offset="0x4878" width="32" description="">
		<bitfield id="PHY_ADR_SW_TXIO_CTRL_0" width="6" begin="29" end="24" resetval="0x0" description="Controls address pad output enable for address slice 0. Set to 1 to disable output enable." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_STATIC_TOG_DISABLE_0" width="4" begin="19" end="16" resetval="0x0" description="Toggle control during static activity for address slice 0. Set bit to dsiable toggling, bit0: Write path delay line, bit1: Read path delay line, bit2: Read data path, bit3: clk_phy, bit4: master delay line." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CSLVL_TRAIN_MASK_0" width="6" begin="13" end="8" resetval="0x0" description="Mask bit for CS training participation for address slice 0. Set to 1 to indicate that the bit is participating in CS training." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_TRAIN_MASK_0" width="6" begin="5" end="0" resetval="0x0" description="Mask bit for CA training participation for address slice 0. Set to 1 to indicate that the bit is participating in CA training." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_543" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_543" offset="0x487C" width="32" description="">
		<bitfield id="PHY_ADR_SW_TXPWR_CTRL_0" width="6" begin="5" end="0" resetval="0x0" description="Disable address output enables in deep sleep mode for address slice 0." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_544" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_544" offset="0x4880" width="32" description="">
		<bitfield id="PHY_PAD_ADR_RX_PCLK_CLK_SEL_0" width="3" begin="26" end="24" resetval="0x0" description="Reserved for address slice 0." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_ADR_IO_CFG_0" width="11" begin="18" end="8" resetval="0x0" description="Controls I/O pads for address pad for address slice 0. Bits [10:5] = Park value, bits [4] park override, bits [2:0] clk divider." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_TSEL_SELECT_0" width="8" begin="7" end="0" resetval="0x0" description="Tsel select values for address slice 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_545" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_545" offset="0x4884" width="32" description="">
		<bitfield id="PHY_ADR1_SW_WRADDR_SHIFT_0" width="5" begin="28" end="24" resetval="0x0" description="Manual override of CA bit 1 of automatic half_cycle_shift/cycle_shift for address slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR0_CLK_WR_SLAVE_DELAY_0" width="11" begin="18" end="8" resetval="0x0" description="CA bit 0 slave delay setting for address slice 0." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR0_SW_WRADDR_SHIFT_0" width="5" begin="4" end="0" resetval="0x0" description="Manual override of CA bit 0 of automatic half_cycle_shift/cycle_shift for address slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_546" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_546" offset="0x4888" width="32" description="">
		<bitfield id="PHY_ADR2_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 2 of automatic half_cycle_shift/cycle_shift for address slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR1_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 1 slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_547" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_547" offset="0x488C" width="32" description="">
		<bitfield id="PHY_ADR3_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 3 of automatic half_cycle_shift/cycle_shift for address slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR2_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 2 slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_548" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_548" offset="0x4890" width="32" description="">
		<bitfield id="PHY_ADR4_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 4 of automatic half_cycle_shift/cycle_shift for address slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR3_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 3 slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_549" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_549" offset="0x4894" width="32" description="">
		<bitfield id="PHY_ADR5_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 5 of automatic half_cycle_shift/cycle_shift for address slice 0. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR4_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 4 slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_550" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_550" offset="0x4898" width="32" description="">
		<bitfield id="PHY_ADR_SW_MASTER_MODE_0" width="4" begin="19" end="16" resetval="0x0" description="Master delay line override settings for address slice 0. Bit [0] enables software half clock mode. Bit [1] is the software half clock mode value. Bit [2] enables software bypass mode. Bit [3] is the software bypass mode value." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR5_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 5 slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_551" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_551" offset="0x489C" width="32" description="">
		<bitfield id="PHY_ADR_MASTER_DELAY_WAIT_0" width="8" begin="31" end="24" resetval="0x0" description="Wait cycles for master delay line locking algorithm for address slice 0. Bits [3:0] is the cycle wait count after a calibration clock setting change. Bits [7:4] is the cycle wait count after a master delay setting change." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_STEP_0" width="6" begin="21" end="16" resetval="0x0" description="Incremental step size for master delay line locking algorithm for address slice 0." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_START_0" width="11" begin="10" end="0" resetval="0x0" description="Start value for master delay line locking algorithm for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_552" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_552" offset="0x48A0" width="32" description="">
		<bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_EN_0" width="1" begin="24" end="24" resetval="0x0" description="Enables the software override data valid window size during CA training for address slice 0." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_0" width="10" begin="17" end="8" resetval="0x0" description="Sets the software override data valid window size during CA training for address slice 0." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_HALF_MEASURE_0" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle for the master in address slice 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_553" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_553" offset="0x48A4" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_DLY_STEP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the delay step size plus 1 during CA training for address slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_554" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_554" offset="0x48A8" width="32" description="">
		<bitfield id="PHY_ADR_MEAS_DLY_STEP_ENABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Enables delay parameter setting using phy_adr_meas_dly_step_value for address slice 0." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_CAPTURE_CNT_0" width="4" begin="3" end="0" resetval="0x0" description="Number of samples to take at each ADDR slave delay setting during CA training for address slice 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_768" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_768" offset="0x4C00" width="32" description="">
		<bitfield id="SC_PHY_ADR_MANUAL_CLEAR_1" width="3" begin="26" end="24" resetval="0x0" description="Manual reset/clear of internal logic for address slice 1. Bit [0] is reset of master delay min/max lock values. Bit [1] is manual reset of master delay unlock counter. Bit [2] clears the loopback error/results registers. Set each bit to 1 to reset. WRITE-ONLY" range="26 - 24" rwaccess="W"/> 
		<bitfield id="PHY_ADR_CLK_BYPASS_OVERRIDE_1" width="1" begin="16" end="16" resetval="0x0" description="Bypass mode override setting for address slice 1. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Command/Address clock bypass mode slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_769" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_769" offset="0x4C04" width="32" description="">
		<bitfield id="PHY_ADR_LPBK_RESULT_OBS_1" width="32" begin="31" end="0" resetval="0x4096" description="Observation register containing loopback status/results for address slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_770" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_770" offset="0x4C08" width="32" description="">
		<bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 1." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MEAS_DLY_STEP_VALUE_1" width="8" begin="23" end="16" resetval="0x0" description="Contains the fraction of a cycle in 1 delay element numerator with demominator of 512, for address slice 1. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_LPBK_ERROR_COUNT_OBS_1" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for address slice 1. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_771" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_771" offset="0x4C0C" width="32" description="">
		<bitfield id="PHY_ADR_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing addr slave delay for address slice 1. READ-ONLY" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PHY_ADR_BASE_SLV_DLY_ENC_OBS_1" width="7" begin="22" end="16" resetval="0x0" description="Observation register containing base slave delay for address slice 1. READ-ONLY" range="22 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_1" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing master delay results for address slice 1. READ-ONLY" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_772" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_772" offset="0x4C10" width="32" description="">
		<bitfield id="PHY_ADR_TSEL_ENABLE_1" width="1" begin="24" end="24" resetval="0x0" description="Enables tsel_en for address slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_ADR_SNAP_OBS_REGS_1" width="1" begin="16" end="16" resetval="0x0" description="Initiates a snapshot of the internal observation registers for address slice 1. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1" width="3" begin="10" end="8" resetval="0x0" description="Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 1." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1" width="3" begin="2" end="0" resetval="0x0" description="Reserved for address slice 1." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_773" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_773" offset="0x4C14" width="32" description="">
		<bitfield id="PHY_ADR_PWR_RDC_DISABLE_1" width="1" begin="24" end="24" resetval="0x0" description="Power reduction disable for address slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_PRBS_PATTERN_MASK_1" width="5" begin="20" end="16" resetval="0x0" description="PRBS7 mask signal for address slice 1." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_PRBS_PATTERN_START_1" width="7" begin="14" end="8" resetval="0x1" description="PRBS7 start pattern for address slice 1." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_LPBK_CONTROL_1" width="7" begin="6" end="0" resetval="0x0" description="Loopback control bits for address slice 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_774" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_774" offset="0x4C18" width="32" description="">
		<bitfield id="PHY_ADR_IE_MODE_1" width="1" begin="24" end="24" resetval="0x0" description="Input enable control for address slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_WRADDR_SHIFT_OBS_1" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for address slice 1. READ-ONLY" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_TYPE_1" width="2" begin="9" end="8" resetval="0x0" description="DRAM type for address slice 1." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_1" width="1" begin="0" end="0" resetval="0x0" description="Power reduction slv_dly_control block gate disable for address slice 1." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_775" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_775" offset="0x4C1C" width="32" description="">
		<bitfield id="PHY_ADR_DDL_MODE_1" width="27" begin="26" end="0" resetval="0x0" description="DDL mode for address slice 1." range="26 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_776" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_776" offset="0x4C20" width="32" description="">
		<bitfield id="PHY_ADR_DDL_MASK_1" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for address slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_777" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_777" offset="0x4C24" width="32" description="">
		<bitfield id="PHY_ADR_DDL_TEST_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing DDL test bits for address slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_778" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_778" offset="0x4C28" width="32" description="">
		<bitfield id="PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing master DDL bits for address slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_779" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_779" offset="0x4C2C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_COARSE_DLY_1" width="11" begin="26" end="16" resetval="0x0" description="Coarse CA training DDL increment value for address slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_START_1" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL start value for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_780" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_780" offset="0x4C30" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_QTR_1" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL quarter cycle delay value for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_781" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_781" offset="0x4C34" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_SWIZZLE0_1" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 0 for address slice 1." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_782" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_782" offset="0x4C38" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_RANK_CTRL_1" width="2" begin="25" end="24" resetval="0x0" description="CA training rank aggregation control bits for address slice 1." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_SWIZZLE1_1" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 1 for address slice 1." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_783" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_783" offset="0x4C3C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_PERIODIC_START_OFFSET_1" width="9" begin="24" end="16" resetval="0x0" description="Relative offset to start periodic CALVL from previous result" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_RESP_WAIT_CNT_1" width="4" begin="11" end="8" resetval="0x0" description="Number of samples to wait before sampling response during CA training for address slice 1." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_NUM_PATTERNS_1" width="2" begin="1" end="0" resetval="0x0" description="Number of patterns to use during CA training for address slice 1." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_784" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_784" offset="0x4C40" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS_SELECT_1" width="3" begin="26" end="24" resetval="0x0" description="CA bit lane to observe result from OBS0 during CA training for address slice 1." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_ADR_CALVL_ERROR_CLR_1" width="1" begin="16" end="16" resetval="0x0" description="Clears the CA training state machine error status for address slice 1. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="SC_PHY_ADR_CALVL_DEBUG_CONT_1" width="1" begin="8" end="8" resetval="0x0" description="Allows the CA training state machine to advance [when in debug mode] for address slice 1. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_ADR_CALVL_DEBUG_MODE_1" width="1" begin="0" end="0" resetval="0x0" description="Enables CA training debug mode for address slice 1. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_785" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_785" offset="0x4C44" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS0_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains lane specific CA training bits for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_786" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_786" offset="0x4C48" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS1_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains general CA training bits for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_787" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_787" offset="0x4C4C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS2_1" width="32" begin="31" end="0" resetval="0x256" description="Observation register contains periodic CA training bits for slice 1. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_788" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_788" offset="0x4C50" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_0_1" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 0 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_789" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_789" offset="0x4C54" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_0_1" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 0 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_790" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_790" offset="0x4C58" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_1_1" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 1 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_791" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_791" offset="0x4C5C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_1_1" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 1 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_792" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_792" offset="0x4C60" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_2_1" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 2 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_793" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_793" offset="0x4C64" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_2_1" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 2 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_794" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_794" offset="0x4C68" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_3_1" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 3 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_795" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_795" offset="0x4C6C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_3_1" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 3 for address slice 1." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_796" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_796" offset="0x4C70" width="32" description="">
		<bitfield id="PHY_ADR_ADDR_SEL_1" width="30" begin="29" end="0" resetval="0x0" description="Selects which DFI address pins connect to which CA pins for LPDDR3/4 for address slice 1." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_797" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_797" offset="0x4C74" width="32" description="">
		<bitfield id="PHY_ADR_SEG_MASK_1" width="6" begin="29" end="24" resetval="0x0" description="Segment mask bit for address slice 1. Set to 1 to indicate that the bit is either CA 4 or CA 9." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_BIT_MASK_1" width="6" begin="21" end="16" resetval="0x0" description="Mask bit for address slice 1. Set to 1 to indicate that the bit is used." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_LP4_BOOT_SLV_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Address slave delay setting during the LPDDR4 boot frequency operation for address slice 1." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_798" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_798" offset="0x4C78" width="32" description="">
		<bitfield id="PHY_ADR_SW_TXIO_CTRL_1" width="6" begin="29" end="24" resetval="0x0" description="Controls address pad output enable for address slice 1. Set to 1 to disable output enable." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_STATIC_TOG_DISABLE_1" width="4" begin="19" end="16" resetval="0x0" description="Toggle control during static activity for address slice 1. Set bit to dsiable toggling, bit0: Write path delay line, bit1: Read path delay line, bit2: Read data path, bit3: clk_phy, bit4: master delay line." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CSLVL_TRAIN_MASK_1" width="6" begin="13" end="8" resetval="0x0" description="Mask bit for CS training participation for address slice 1. Set to 1 to indicate that the bit is participating in CS training." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_TRAIN_MASK_1" width="6" begin="5" end="0" resetval="0x0" description="Mask bit for CA training participation for address slice 1. Set to 1 to indicate that the bit is participating in CA training." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_799" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_799" offset="0x4C7C" width="32" description="">
		<bitfield id="PHY_ADR_SW_TXPWR_CTRL_1" width="6" begin="5" end="0" resetval="0x0" description="Disable address output enables in deep sleep mode for address slice 1." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_800" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_800" offset="0x4C80" width="32" description="">
		<bitfield id="PHY_PAD_ADR_RX_PCLK_CLK_SEL_1" width="3" begin="26" end="24" resetval="0x0" description="Reserved for address slice 1." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_ADR_IO_CFG_1" width="11" begin="18" end="8" resetval="0x0" description="Controls I/O pads for address pad for address slice 1. Bits [10:5] = Park value, bits [4] park override, bits [2:0] clk divider." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_TSEL_SELECT_1" width="8" begin="7" end="0" resetval="0x0" description="Tsel select values for address slice 1." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_801" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_801" offset="0x4C84" width="32" description="">
		<bitfield id="PHY_ADR1_SW_WRADDR_SHIFT_1" width="5" begin="28" end="24" resetval="0x0" description="Manual override of CA bit 1 of automatic half_cycle_shift/cycle_shift for address slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR0_CLK_WR_SLAVE_DELAY_1" width="11" begin="18" end="8" resetval="0x0" description="CA bit 0 slave delay setting for address slice 1." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR0_SW_WRADDR_SHIFT_1" width="5" begin="4" end="0" resetval="0x0" description="Manual override of CA bit 0 of automatic half_cycle_shift/cycle_shift for address slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_802" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_802" offset="0x4C88" width="32" description="">
		<bitfield id="PHY_ADR2_SW_WRADDR_SHIFT_1" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 2 of automatic half_cycle_shift/cycle_shift for address slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR1_CLK_WR_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="CA bit 1 slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_803" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_803" offset="0x4C8C" width="32" description="">
		<bitfield id="PHY_ADR3_SW_WRADDR_SHIFT_1" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 3 of automatic half_cycle_shift/cycle_shift for address slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR2_CLK_WR_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="CA bit 2 slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_804" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_804" offset="0x4C90" width="32" description="">
		<bitfield id="PHY_ADR4_SW_WRADDR_SHIFT_1" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 4 of automatic half_cycle_shift/cycle_shift for address slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR3_CLK_WR_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="CA bit 3 slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_805" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_805" offset="0x4C94" width="32" description="">
		<bitfield id="PHY_ADR5_SW_WRADDR_SHIFT_1" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 5 of automatic half_cycle_shift/cycle_shift for address slice 1. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR4_CLK_WR_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="CA bit 4 slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_806" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_806" offset="0x4C98" width="32" description="">
		<bitfield id="PHY_ADR_SW_MASTER_MODE_1" width="4" begin="19" end="16" resetval="0x0" description="Master delay line override settings for address slice 1. Bit [0] enables software half clock mode. Bit [1] is the software half clock mode value. Bit [2] enables software bypass mode. Bit [3] is the software bypass mode value." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR5_CLK_WR_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="CA bit 5 slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_807" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_807" offset="0x4C9C" width="32" description="">
		<bitfield id="PHY_ADR_MASTER_DELAY_WAIT_1" width="8" begin="31" end="24" resetval="0x0" description="Wait cycles for master delay line locking algorithm for address slice 1. Bits [3:0] is the cycle wait count after a calibration clock setting change. Bits [7:4] is the cycle wait count after a master delay setting change." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_STEP_1" width="6" begin="21" end="16" resetval="0x0" description="Incremental step size for master delay line locking algorithm for address slice 1." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_START_1" width="11" begin="10" end="0" resetval="0x0" description="Start value for master delay line locking algorithm for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_808" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_808" offset="0x4CA0" width="32" description="">
		<bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_EN_1" width="1" begin="24" end="24" resetval="0x0" description="Enables the software override data valid window size during CA training for address slice 1." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_1" width="10" begin="17" end="8" resetval="0x0" description="Sets the software override data valid window size during CA training for address slice 1." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_HALF_MEASURE_1" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle for the master in address slice 1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_809" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_809" offset="0x4CA4" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_DLY_STEP_1" width="4" begin="3" end="0" resetval="0x0" description="Sets the delay step size plus 1 during CA training for address slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_810" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_810" offset="0x4CA8" width="32" description="">
		<bitfield id="PHY_ADR_MEAS_DLY_STEP_ENABLE_1" width="1" begin="8" end="8" resetval="0x0" description="Enables delay parameter setting using phy_adr_meas_dly_step_value for address slice 1." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_CAPTURE_CNT_1" width="4" begin="3" end="0" resetval="0x0" description="Number of samples to take at each ADDR slave delay setting during CA training for address slice 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1024" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1024" offset="0x5000" width="32" description="">
		<bitfield id="SC_PHY_ADR_MANUAL_CLEAR_2" width="3" begin="26" end="24" resetval="0x0" description="Manual reset/clear of internal logic for address slice 2. Bit [0] is reset of master delay min/max lock values. Bit [1] is manual reset of master delay unlock counter. Bit [2] clears the loopback error/results registers. Set each bit to 1 to reset. WRITE-ONLY" range="26 - 24" rwaccess="W"/> 
		<bitfield id="PHY_ADR_CLK_BYPASS_OVERRIDE_2" width="1" begin="16" end="16" resetval="0x0" description="Bypass mode override setting for address slice 2. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Command/Address clock bypass mode slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1025" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1025" offset="0x5004" width="32" description="">
		<bitfield id="PHY_ADR_LPBK_RESULT_OBS_2" width="32" begin="31" end="0" resetval="0x4096" description="Observation register containing loopback status/results for address slice 2. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1026" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1026" offset="0x5008" width="32" description="">
		<bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 2." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MEAS_DLY_STEP_VALUE_2" width="8" begin="23" end="16" resetval="0x0" description="Contains the fraction of a cycle in 1 delay element numerator with demominator of 512, for address slice 2. READ-ONLY" range="23 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_LPBK_ERROR_COUNT_OBS_2" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for address slice 2. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1027" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1027" offset="0x500C" width="32" description="">
		<bitfield id="PHY_ADR_ADDER_SLV_DLY_ENC_OBS_2" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing addr slave delay for address slice 2. READ-ONLY" range="31 - 24" rwaccess="R"/> 
		<bitfield id="PHY_ADR_BASE_SLV_DLY_ENC_OBS_2" width="7" begin="22" end="16" resetval="0x0" description="Observation register containing base slave delay for address slice 2. READ-ONLY" range="22 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_2" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing master delay results for address slice 2. READ-ONLY" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1028" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1028" offset="0x5010" width="32" description="">
		<bitfield id="PHY_ADR_TSEL_ENABLE_2" width="1" begin="24" end="24" resetval="0x0" description="Enables tsel_en for address slice 2." range="24" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_ADR_SNAP_OBS_REGS_2" width="1" begin="16" end="16" resetval="0x0" description="Initiates a snapshot of the internal observation registers for address slice 2. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2" width="3" begin="10" end="8" resetval="0x0" description="Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 2." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2" width="3" begin="2" end="0" resetval="0x0" description="Reserved for address slice 2." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1029" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1029" offset="0x5014" width="32" description="">
		<bitfield id="PHY_ADR_PWR_RDC_DISABLE_2" width="1" begin="24" end="24" resetval="0x0" description="Power reduction disable for address slice 2." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_PRBS_PATTERN_MASK_2" width="5" begin="20" end="16" resetval="0x0" description="PRBS7 mask signal for address slice 2." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_PRBS_PATTERN_START_2" width="7" begin="14" end="8" resetval="0x1" description="PRBS7 start pattern for address slice 2." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_LPBK_CONTROL_2" width="7" begin="6" end="0" resetval="0x0" description="Loopback control bits for address slice 2." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1030" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1030" offset="0x5018" width="32" description="">
		<bitfield id="PHY_ADR_IE_MODE_2" width="1" begin="24" end="24" resetval="0x0" description="Input enable control for address slice 2." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_WRADDR_SHIFT_OBS_2" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for address slice 2. READ-ONLY" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PHY_ADR_TYPE_2" width="2" begin="9" end="8" resetval="0x0" description="DRAM type for address slice 2." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_2" width="1" begin="0" end="0" resetval="0x0" description="Power reduction slv_dly_control block gate disable for address slice 2." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1031" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1031" offset="0x501C" width="32" description="">
		<bitfield id="PHY_ADR_DDL_MODE_2" width="27" begin="26" end="0" resetval="0x0" description="DDL mode for address slice 2." range="26 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1032" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1032" offset="0x5020" width="32" description="">
		<bitfield id="PHY_ADR_DDL_MASK_2" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for address slice 2." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1033" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1033" offset="0x5024" width="32" description="">
		<bitfield id="PHY_ADR_DDL_TEST_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing DDL test bits for address slice 2. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1034" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1034" offset="0x5028" width="32" description="">
		<bitfield id="PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing master DDL bits for address slice 2. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1035" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1035" offset="0x502C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_COARSE_DLY_2" width="11" begin="26" end="16" resetval="0x0" description="Coarse CA training DDL increment value for address slice 2." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_START_2" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL start value for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1036" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1036" offset="0x5030" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_QTR_2" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL quarter cycle delay value for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1037" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1037" offset="0x5034" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_SWIZZLE0_2" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 0 for address slice 2." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1038" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1038" offset="0x5038" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_RANK_CTRL_2" width="2" begin="25" end="24" resetval="0x0" description="CA training rank aggregation control bits for address slice 2." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_SWIZZLE1_2" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 1 for address slice 2." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1039" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1039" offset="0x503C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_PERIODIC_START_OFFSET_2" width="9" begin="24" end="16" resetval="0x0" description="Relative offset to start periodic CALVL from previous result" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_RESP_WAIT_CNT_2" width="4" begin="11" end="8" resetval="0x0" description="Number of samples to wait before sampling response during CA training for address slice 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_NUM_PATTERNS_2" width="2" begin="1" end="0" resetval="0x0" description="Number of patterns to use during CA training for address slice 2." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1040" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1040" offset="0x5040" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS_SELECT_2" width="3" begin="26" end="24" resetval="0x0" description="CA bit lane to observe result from OBS0 during CA training for address slice 2." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_ADR_CALVL_ERROR_CLR_2" width="1" begin="16" end="16" resetval="0x0" description="Clears the CA training state machine error status for address slice 2. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="SC_PHY_ADR_CALVL_DEBUG_CONT_2" width="1" begin="8" end="8" resetval="0x0" description="Allows the CA training state machine to advance [when in debug mode] for address slice 2. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_ADR_CALVL_DEBUG_MODE_2" width="1" begin="0" end="0" resetval="0x0" description="Enables CA training debug mode for address slice 2. Set to 1 to enable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1041" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1041" offset="0x5044" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS0_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains lane specific CA training bits for slice 2. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1042" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1042" offset="0x5048" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS1_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains general CA training bits for slice 2. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1043" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1043" offset="0x504C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_OBS2_2" width="32" begin="31" end="0" resetval="0x256" description="Observation register contains periodic CA training bits for slice 2. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1044" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1044" offset="0x5050" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_0_2" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 0 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1045" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1045" offset="0x5054" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_0_2" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 0 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1046" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1046" offset="0x5058" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_1_2" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 1 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1047" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1047" offset="0x505C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_1_2" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 1 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1048" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1048" offset="0x5060" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_2_2" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 2 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1049" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1049" offset="0x5064" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_2_2" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 2 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1050" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1050" offset="0x5068" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_FG_3_2" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 3 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1051" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1051" offset="0x506C" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_BG_3_2" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 3 for address slice 2." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1052" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1052" offset="0x5070" width="32" description="">
		<bitfield id="PHY_ADR_ADDR_SEL_2" width="30" begin="29" end="0" resetval="0x0" description="Selects which DFI address pins connect to which CA pins for LPDDR3/4 for address slice 2." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1053" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1053" offset="0x5074" width="32" description="">
		<bitfield id="PHY_ADR_SEG_MASK_2" width="6" begin="29" end="24" resetval="0x0" description="Segment mask bit for address slice 2. Set to 1 to indicate that the bit is either CA 4 or CA 9." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_BIT_MASK_2" width="6" begin="21" end="16" resetval="0x0" description="Mask bit for address slice 2. Set to 1 to indicate that the bit is used." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_LP4_BOOT_SLV_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Address slave delay setting during the LPDDR4 boot frequency operation for address slice 2." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1054" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1054" offset="0x5078" width="32" description="">
		<bitfield id="PHY_ADR_SW_TXIO_CTRL_2" width="6" begin="29" end="24" resetval="0x0" description="Controls address pad output enable for address slice 2. Set to 1 to disable output enable." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_STATIC_TOG_DISABLE_2" width="4" begin="19" end="16" resetval="0x0" description="Toggle control during static activity for address slice 2. Set bit to dsiable toggling, bit0: Write path delay line, bit1: Read path delay line, bit2: Read data path, bit3: clk_phy, bit4: master delay line." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CSLVL_TRAIN_MASK_2" width="6" begin="13" end="8" resetval="0x0" description="Mask bit for CS training participation for address slice 2. Set to 1 to indicate that the bit is participating in CS training." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_TRAIN_MASK_2" width="6" begin="5" end="0" resetval="0x0" description="Mask bit for CA training participation for address slice 2. Set to 1 to indicate that the bit is participating in CA training." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1055" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1055" offset="0x507C" width="32" description="">
		<bitfield id="PHY_ADR_SW_TXPWR_CTRL_2" width="6" begin="5" end="0" resetval="0x0" description="Disable address output enables in deep sleep mode for address slice 2." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1056" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1056" offset="0x5080" width="32" description="">
		<bitfield id="PHY_PAD_ADR_RX_PCLK_CLK_SEL_2" width="3" begin="26" end="24" resetval="0x0" description="Reserved for address slice 2." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_ADR_IO_CFG_2" width="11" begin="18" end="8" resetval="0x0" description="Controls I/O pads for address pad for address slice 2. Bits [10:5] = Park value, bits [4] park override, bits [2:0] clk divider." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_TSEL_SELECT_2" width="8" begin="7" end="0" resetval="0x0" description="Tsel select values for address slice 2." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1057" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1057" offset="0x5084" width="32" description="">
		<bitfield id="PHY_ADR1_SW_WRADDR_SHIFT_2" width="5" begin="28" end="24" resetval="0x0" description="Manual override of CA bit 1 of automatic half_cycle_shift/cycle_shift for address slice 2. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR0_CLK_WR_SLAVE_DELAY_2" width="11" begin="18" end="8" resetval="0x0" description="CA bit 0 slave delay setting for address slice 2." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR0_SW_WRADDR_SHIFT_2" width="5" begin="4" end="0" resetval="0x0" description="Manual override of CA bit 0 of automatic half_cycle_shift/cycle_shift for address slice 2. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1058" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1058" offset="0x5088" width="32" description="">
		<bitfield id="PHY_ADR2_SW_WRADDR_SHIFT_2" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 2 of automatic half_cycle_shift/cycle_shift for address slice 2. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR1_CLK_WR_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="CA bit 1 slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1059" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1059" offset="0x508C" width="32" description="">
		<bitfield id="PHY_ADR3_SW_WRADDR_SHIFT_2" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 3 of automatic half_cycle_shift/cycle_shift for address slice 2. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR2_CLK_WR_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="CA bit 2 slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1060" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1060" offset="0x5090" width="32" description="">
		<bitfield id="PHY_ADR4_SW_WRADDR_SHIFT_2" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 4 of automatic half_cycle_shift/cycle_shift for address slice 2. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR3_CLK_WR_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="CA bit 3 slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1061" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1061" offset="0x5094" width="32" description="">
		<bitfield id="PHY_ADR5_SW_WRADDR_SHIFT_2" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 5 of automatic half_cycle_shift/cycle_shift for address slice 2. Bit [0] enables override of half_cycle_shift. Bit [1] is the half_cycle_shift value. Bit [2] enables override of cycle shift. Bits [4:3] is the cycle_shift value. For bits [4:3], clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR4_CLK_WR_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="CA bit 4 slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1062" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1062" offset="0x5098" width="32" description="">
		<bitfield id="PHY_ADR_SW_MASTER_MODE_2" width="4" begin="19" end="16" resetval="0x0" description="Master delay line override settings for address slice 2. Bit [0] enables software half clock mode. Bit [1] is the software half clock mode value. Bit [2] enables software bypass mode. Bit [3] is the software bypass mode value." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR5_CLK_WR_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="CA bit 5 slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1063" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1063" offset="0x509C" width="32" description="">
		<bitfield id="PHY_ADR_MASTER_DELAY_WAIT_2" width="8" begin="31" end="24" resetval="0x0" description="Wait cycles for master delay line locking algorithm for address slice 2. Bits [3:0] is the cycle wait count after a calibration clock setting change. Bits [7:4] is the cycle wait count after a master delay setting change." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_STEP_2" width="6" begin="21" end="16" resetval="0x0" description="Incremental step size for master delay line locking algorithm for address slice 2." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_START_2" width="11" begin="10" end="0" resetval="0x0" description="Start value for master delay line locking algorithm for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1064" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1064" offset="0x50A0" width="32" description="">
		<bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_EN_2" width="1" begin="24" end="24" resetval="0x0" description="Enables the software override data valid window size during CA training for address slice 2." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_2" width="10" begin="17" end="8" resetval="0x0" description="Sets the software override data valid window size during CA training for address slice 2." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_MASTER_DELAY_HALF_MEASURE_2" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle for the master in address slice 2" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1065" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1065" offset="0x50A4" width="32" description="">
		<bitfield id="PHY_ADR_CALVL_DLY_STEP_2" width="4" begin="3" end="0" resetval="0x0" description="Sets the delay step size plus 1 during CA training for address slice 2." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1066" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1066" offset="0x50A8" width="32" description="">
		<bitfield id="PHY_ADR_MEAS_DLY_STEP_ENABLE_2" width="1" begin="8" end="8" resetval="0x0" description="Enables delay parameter setting using phy_adr_meas_dly_step_value for address slice 2." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_CALVL_CAPTURE_CNT_2" width="4" begin="3" end="0" resetval="0x0" description="Number of samples to take at each ADDR slave delay setting during CA training for address slice 2." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1280" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1280" offset="0x5400" width="32" description="">
		<bitfield id="PHY_FREQ_SEL" width="2" begin="1" end="0" resetval="0x0" description="Specifies which copy of the frequency-dependent timing parameters will be used by the PHY." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1281" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1281" offset="0x5404" width="32" description="">
		<bitfield id="PHY_SW_GRP0_SHIFT_0" width="5" begin="28" end="24" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_FREQ_SEL_INDEX" width="2" begin="17" end="16" resetval="0x0" description="Selects which frequency set to update when PHY_FREQ_SEL_MULTICAST_EN is not set." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_FREQ_SEL_MULTICAST_EN" width="1" begin="8" end="8" resetval="0x1" description="When set, a register write will update parameters for all frequency sets simultaneously. Set to 1 to enable." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_FREQ_SEL_FROM_REGIF" width="1" begin="0" end="0" resetval="0x0" description="Indicates which source is used to select the frequency copy. When set to 1, the frequency select source is given by parameter PHY_FREQ_SEL from register I/F. When cleared to 0, the frequency select source is the PHY input signal dfi_frequency" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1282" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1282" offset="0x5408" width="32" description="">
		<bitfield id="PHY_SW_GRP0_SHIFT_1" width="5" begin="28" end="24" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP3_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP2_SHIFT_0" width="5" begin="12" end="8" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP1_SHIFT_0" width="5" begin="4" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1283" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1283" offset="0x540C" width="32" description="">
		<bitfield id="PHY_SW_GRP0_SHIFT_2" width="5" begin="28" end="24" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP3_SHIFT_1" width="5" begin="20" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP2_SHIFT_1" width="5" begin="12" end="8" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP1_SHIFT_1" width="5" begin="4" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1284" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1284" offset="0x5410" width="32" description="">
		<bitfield id="PHY_SW_GRP0_SHIFT_3" width="5" begin="28" end="24" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP3_SHIFT_2" width="5" begin="20" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP2_SHIFT_2" width="5" begin="12" end="8" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP1_SHIFT_2" width="5" begin="4" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1285" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1285" offset="0x5414" width="32" description="">
		<bitfield id="PHY_SW_GRP3_SHIFT_3" width="5" begin="20" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP2_SHIFT_3" width="5" begin="12" end="8" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP1_SHIFT_3" width="5" begin="4" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1286" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1286" offset="0x5418" width="32" description="">
		<bitfield id="PHY_GRP_BYPASS_OVERRIDE" width="1" begin="24" end="24" resetval="0x0" description="Address/control group slice bypass mode override setting." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_GRP_BYPASS_SHIFT" width="5" begin="20" end="16" resetval="0x0" description="Address/control group slice bypass mode shift settings." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP_BYPASS_SLAVE_DELAY" width="11" begin="10" end="0" resetval="0x0" description="Address/control group slice bypass mode slave delay setting." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1287" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1287" offset="0x541C" width="32" description="">
		<bitfield id="PHY_CSLVL_START" width="11" begin="26" end="16" resetval="0x0" description="Defines the CS training DDL start value." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_MANUAL_UPDATE_PHYUPD_ENABLE" width="1" begin="8" end="8" resetval="0x1" description="Manual update selection of all slave delay line settings. Set 1 to assert phyupd_req and wait phyupd_ack to update delay line, set 0 to update delay line directly." range="8" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_MANUAL_UPDATE" width="1" begin="0" end="0" resetval="0x0" description="Manual update of all slave delay line settings. Set to 1 to trigger. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1288" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1288" offset="0x5420" width="32" description="">
		<bitfield id="SC_PHY_CSLVL_DEBUG_CONT" width="1" begin="24" end="24" resetval="0x0" description="Allows the CS training state machine to advance [when in debug mode]. Set to 1 to trigger. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PHY_CSLVL_DEBUG_MODE" width="1" begin="16" end="16" resetval="0x0" description="Enables CS training debug mode. Set to 1 to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_COARSE_DLY" width="11" begin="10" end="0" resetval="0x0" description="Defines the CS training DDL coarse cycle delay value." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1289" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1289" offset="0x5424" width="32" description="">
		<bitfield id="SC_PHY_CSLVL_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Clears the CS training state machine error status. Set to 1 to trigger. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1290" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1290" offset="0x5428" width="32" description="">
		<bitfield id="PHY_CSLVL_OBS0" width="32" begin="31" end="0" resetval="0x109051904" description="Observation register for CS training delay values. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1291" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1291" offset="0x542C" width="32" description="">
		<bitfield id="PHY_CSLVL_OBS1" width="32" begin="31" end="0" resetval="0x0" description="Observation register for CS training algorithm status. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1292" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1292" offset="0x5430" width="32" description="">
		<bitfield id="PHY_CSLVL_OBS2" width="32" begin="31" end="0" resetval="0x0" description="Observation register for periodic CS training delay values. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1293" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1293" offset="0x5434" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="Controls the handling of the DFI frequency. When set to 1, DFI frequency 0 is considered the first operational frequency. When cleared to 0, DFI frequency 0 is the boot frequency and other DFI frequency values are operational frequencies. Must be cleared to 0 for LPDDR3 devices operating in an LPDDR4 capable configuration." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_PERIODIC_START_OFFSET" width="9" begin="16" end="8" resetval="0x0" description="Defines the relative offset from previous LE and TE to start periodic CSLVL with." range="16 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="CS training enable. Set to 1 to enable CS training during CA training." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1294" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1294" offset="0x5438" width="32" description="">
		<bitfield id="PHY_CSLVL_QTR" width="11" begin="18" end="8" resetval="0x0" description="Defines the CS training DDL 1/4 cycle delay value." range="18 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_CS_MAP" width="2" begin="1" end="0" resetval="0x0" description="CS training map. Set each CS bit to 1 to allow that CS to participate in CS training results. NOT CURRENTLY USED." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1295" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1295" offset="0x543C" width="32" description="">
		<bitfield id="PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE" width="3" begin="26" end="24" resetval="0x0" description="Reserved for the address/control master." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_COARSE_CAPTURE_CNT" width="4" begin="19" end="16" resetval="0x0" description="Defines the number of samples to take at each GRP slave delay setting during CS training coarse CA training." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_COARSE_CHK" width="11" begin="10" end="0" resetval="0x0" description="Defines the CS training coarse CA training DDL 1/16th cycle delay value." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1296" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1296" offset="0x5440" width="32" description="">
		<bitfield id="PHY_LP4_ACTIVE" width="1" begin="24" end="24" resetval="0x0" description="Indicates an LPDDR4 device is connected to the PHY." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_LPDDR" width="1" begin="16" end="16" resetval="0x0" description="Adds a cycle of delay for the address/control slices to match the address slice." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_DFI_PHYUPD_TYPE" width="2" begin="9" end="8" resetval="0x0" description="Defines the value of the dfi_phyupd_type output signal to MC." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_SNAP_OBS_REGS" width="1" begin="0" end="0" resetval="0x0" description="Initiates a snapshot of the internal observation registers for the address/control block. Set to 1 to trigger. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1297" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1297" offset="0x5444" width="32" description="">
		<bitfield id="PHY_SW_TXIO_CTRL_0" width="4" begin="27" end="24" resetval="0x0" description="This register is used to control if command pad [CS/RAS...] should be shutoff for TX mode." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CONTINUOUS_CLK_CAL_UPDATE" width="1" begin="16" end="16" resetval="0x0" description="Continuous update of all latest PVTP,PVTN and PVTR values to the CLK IO pads. Set to 1 to keep this enabled." range="16" rwaccess="R/W"/> 
		<bitfield id="SC_PHY_UPDATE_CLK_CAL_VALUES" width="1" begin="8" end="8" resetval="0x0" description="Manual update of all latest PVTP,PVTN and PVTR values to the CLK IO pads. Set to 1 to trigger. WRITE-ONLY" range="8" rwaccess="W"/> 
		<bitfield id="PHY_LPDDR3_CS" width="1" begin="0" end="0" resetval="0x1" description="Alters reset state polarity for LPDDR chip selects." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1298" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1298" offset="0x5448" width="32" description="">
		<bitfield id="PHY_MEMCLK_SW_TXIO_CTRL" width="1" begin="24" end="24" resetval="0x0" description="This register is used to control if clk pads should be shutoff for TX mode." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_TXIO_CTRL_3" width="4" begin="19" end="16" resetval="0x0" description="This register is used to control if command pad [CS/RAS...] should be shutoff for TX mode." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_TXIO_CTRL_2" width="4" begin="11" end="8" resetval="0x0" description="This register is used to control if command pad [CS/RAS...] should be shutoff for TX mode." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_TXIO_CTRL_1" width="4" begin="3" end="0" resetval="0x0" description="This register is used to control if command pad [CS/RAS...] should be shutoff for TX mode." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1299" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1299" offset="0x544C" width="32" description="">
		<bitfield id="PHY_ADRCTL_SW_TXPWR_CTRL_3" width="4" begin="27" end="24" resetval="0x0" description="This register is used to control if address/command pad [address/CS/RAS...] should be shutoff for TX mode in deep sleep mode." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_SW_TXPWR_CTRL_2" width="4" begin="19" end="16" resetval="0x0" description="This register is used to control if address/command pad [address/CS/RAS...] should be shutoff for TX mode in deep sleep mode." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_SW_TXPWR_CTRL_1" width="4" begin="11" end="8" resetval="0x0" description="This register is used to control if address/command pad [address/CS/RAS...] should be shutoff for TX mode in deep sleep mode." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_SW_TXPWR_CTRL_0" width="4" begin="3" end="0" resetval="0x0" description="This register is used to control if address/command pad [address/CS/RAS...] should be shutoff for TX mode in deep sleep mode." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1300" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1300" offset="0x5450" width="32" description="">
		<bitfield id="PHY_BYTE_DISABLE_STATIC_TOG_DISABLE" width="1" begin="16" end="16" resetval="0x0" description="Control to disable the toggle signal for data slice during static activity when dfi_data_byte_disable is asserted." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_TOP_STATIC_TOG_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="Disables the generation of the toggle for static clock based paths in the PHY to prevent assymetric aging." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_MEMCLK_SW_TXPWR_CTRL" width="1" begin="0" end="0" resetval="0x0" description="This register is used to control if clk pads should be shutoff for TX mode in deep sleep mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1301" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1301" offset="0x5454" width="32" description="">
		<bitfield id="PHY_MEMCLK_STATIC_TOG_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="Control to disable toggle during static activity. bit0: clock disable." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_STATIC_TOG_DISABLE" width="4" begin="19" end="16" resetval="0x0" description="Control to disable toggle during static activity. bit0: Write path delay line disable; bit1: clock disable; bit2: adrctl master delay line disable [if exists]; bit3: adrctl misc core clk disable.[if exists]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_STATIC_TOG_CONTROL" width="16" begin="15" end="0" resetval="0x0" description="Clock divider to create toggle signal. Use long counter as the base." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1302" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1302" offset="0x5458" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_PLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="PHY clock PLL bypass select." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1303" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1303" offset="0x545C" width="32" description="">
		<bitfield id="PHY_CLK_SWITCH_OBS" width="32" begin="31" end="0" resetval="0x268969552" description="Observation register for Clock switch state machine READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1304" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1304" offset="0x5460" width="32" description="">
		<bitfield id="PHY_PLL_WAIT" width="16" begin="15" end="0" resetval="0x0" description="PHY clock PLL wait time after locking." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1305" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1305" offset="0x5464" width="32" description="">
		<bitfield id="PHY_SW_PLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="PHY clock PLL bypass select." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1306" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1306" offset="0x5468" width="32" description="">
		<bitfield id="PHY_SET_DFI_INPUT_3" width="4" begin="27" end="24" resetval="0x0" description="Used to indicate the default value of the adrctl slice bits." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_SET_DFI_INPUT_2" width="4" begin="19" end="16" resetval="0x0" description="Used to indicate the default value of the adrctl slice bits." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_SET_DFI_INPUT_1" width="4" begin="11" end="8" resetval="0x0" description="Used to indicate the default value of the adrctl slice bits." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_SET_DFI_INPUT_0" width="4" begin="3" end="0" resetval="0x0" description="Used to indicate the default value of the adrctl slice bits." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1307" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1307" offset="0x546C" width="32" description="">
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT3_0" width="2" begin="25" end="24" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_0 bit3, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_0, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT2_0" width="2" begin="17" end="16" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_0 bit2 , 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_0, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT1_0" width="2" begin="9" end="8" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_0 bit1, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_0, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT0_0" width="2" begin="1" end="0" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_0 bit0, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_0, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1308" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1308" offset="0x5470" width="32" description="">
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT3_1" width="2" begin="25" end="24" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_1 bit3, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_1, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT2_1" width="2" begin="17" end="16" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_1 bit2 , 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_1, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT1_1" width="2" begin="9" end="8" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_1 bit1, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_1, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT0_1" width="2" begin="1" end="0" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_1 bit0, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_1, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1309" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1309" offset="0x5474" width="32" description="">
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT3_2" width="2" begin="25" end="24" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 2.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_2 bit3, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_2, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT2_2" width="2" begin="17" end="16" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 2.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_2 bit2 , 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_2, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT1_2" width="2" begin="9" end="8" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 2.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_2 bit1, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_2, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT0_2" width="2" begin="1" end="0" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 2.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_2 bit0, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_2, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1310" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1310" offset="0x5478" width="32" description="">
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT3_3" width="2" begin="25" end="24" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 3.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_3 bit3, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_3, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT2_3" width="2" begin="17" end="16" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 3.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_3 bit2 , 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_3, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT1_3" width="2" begin="9" end="8" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 3.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_3 bit1, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_3, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CS_ACS_ALLOCATION_BIT0_3" width="2" begin="1" end="0" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 3.  Bit [n], 1 means cs[n]'s signal[CS/CKE/ODT/RST] is allocated on ACS_3 bit0, 0 means cs[n]'s signal[CS/CKE/ODT/RST] is not tranfser on ACS_3, if the accroding cs[n]'s training is not enabled, need to set the value to all 1s." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1311" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1311" offset="0x547C" width="32" description="">
		<bitfield id="PHY_PLL_CTRL_OVERRIDE" width="16" begin="31" end="16" resetval="0x0" description="Individual PHY clock PLL control overrides." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_PLL_CTRL" width="13" begin="12" end="0" resetval="0x0" description="PHY deskew PLL controls for LPDDR4 boot frequency." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1312" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1312" offset="0x5480" width="32" description="">
		<bitfield id="SC_PHY_PLL_SPO_CAL_SNAP_OBS" width="2" begin="17" end="16" resetval="0x0" description="Register command to take a snapshot of PLL output. WRITE-ONLY" range="17 - 16" rwaccess="W"/> 
		<bitfield id="PHY_PLL_SPO_CAL_CTRL" width="8" begin="15" end="8" resetval="0x0" description="PLL SPO Cal controls." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_USE_PLL_DSKEWCALLOCK" width="1" begin="0" end="0" resetval="0x0" description="Use DSKEWCALLOCK or not." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1313" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1313" offset="0x5484" width="32" description="">
		<bitfield id="PHY_PLL_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="PHY TOP level clock PLL_0 observe values. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1314" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1314" offset="0x5488" width="32" description="">
		<bitfield id="PHY_PLL_SPO_CAL_OBS_0" width="17" begin="16" end="0" resetval="0x0" description="PHY TOP level PLL_0 SPO Cal observe values. READ-ONLY" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1315" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1315" offset="0x548C" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_PLL_DESKEWCALIN_0" width="12" begin="27" end="16" resetval="0x0" description="PHY TOP level PLL_0 lpddr4 boot deskewcal in values." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_DESKEWCALIN_0" width="12" begin="11" end="0" resetval="0x0" description="PHY TOP level PLL_0 deskewcal in values." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1316" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1316" offset="0x5490" width="32" description="">
		<bitfield id="PHY_PLL_OBS_1" width="16" begin="15" end="0" resetval="0x0" description="PHY TOP level clock PLL_1 observe values. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1317" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1317" offset="0x5494" width="32" description="">
		<bitfield id="PHY_PLL_SPO_CAL_OBS_1" width="17" begin="16" end="0" resetval="0x0" description="PHY TOP level PLL_1 SPO Cal observe values. READ-ONLY" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1318" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1318" offset="0x5498" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_PLL_DESKEWCALIN_1" width="12" begin="27" end="16" resetval="0x0" description="PHY TOP level PLL_1 lpddr4 boot deskewcal in values." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_DESKEWCALIN_1" width="12" begin="11" end="0" resetval="0x0" description="PHY TOP level PLL_1 deskewcal in values." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1319" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1319" offset="0x549C" width="32" description="">
		<bitfield id="PHY_LP_WAKEUP" width="8" begin="31" end="24" resetval="0x0" description="Specifies the number of cycles the PHY takes to wakeup in low power mode." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_TCKSRE_WAIT" width="4" begin="19" end="16" resetval="0x0" description="Specifies the number of cycles the PHY should wait before turning off the PLL for a deep sleep or DFS event." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_LP4_BOOT_LOW_FREQ_SEL" width="1" begin="8" end="8" resetval="0x0" description="Control the PLL domain enter/exit from the negative clock edge for LPDDR4 boot frequency." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_REFOUT_SEL" width="1" begin="0" end="0" resetval="0x0" description="PHY PLL refout select." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1320" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1320" offset="0x54A0" width="32" description="">
		<bitfield id="PHY_LP_CTRLUPD_CNTR_CFG" width="10" begin="17" end="8" resetval="0x0" description="Specifies the number of cycles the PHY takes from light sleep req deassert to ack deassert in low power mode." range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_LS_IDLE_EN" width="1" begin="0" end="0" resetval="0x0" description="Indicates the Reduced Idle Power State is enabled in low power mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1321" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1321" offset="0x54A4" width="32" description="">
		<bitfield id="PHY_TDFI_PHY_WRDELAY" width="1" begin="24" end="24" resetval="0x0" description="DFI timing parameter TDFI_PHY_WRDELAY." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_DS_EXIT_CTRL" width="17" begin="16" end="0" resetval="0x0" description="Controls to reduce the deep sleep exit latency, when bit 16 is 1 deep sleep exit ack won't wait master delay line lock." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1322" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1322" offset="0x54A8" width="32" description="">
		<bitfield id="PHY_PAD_FDBK_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for gate feedback pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1323" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1323" offset="0x54AC" width="32" description="">
		<bitfield id="PHY_PAD_DATA_TERM" width="17" begin="16" end="0" resetval="0x17424" description="Controls term settings for data pads." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1324" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1324" offset="0x54B0" width="32" description="">
		<bitfield id="PHY_PAD_DQS_TERM" width="17" begin="16" end="0" resetval="0x17424" description="Controls term settings for dqs pads." range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1325" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1325" offset="0x54B4" width="32" description="">
		<bitfield id="PHY_PAD_ADDR_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for the address/control pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1326" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1326" offset="0x54B8" width="32" description="">
		<bitfield id="PHY_PAD_CLK_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for clock pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1327" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1327" offset="0x54BC" width="32" description="">
		<bitfield id="PHY_PAD_ERR_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for error pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1328" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1328" offset="0x54C0" width="32" description="">
		<bitfield id="PHY_PAD_CKE_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for cke pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1329" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1329" offset="0x54C4" width="32" description="">
		<bitfield id="PHY_PAD_RST_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for reset_n pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1330" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1330" offset="0x54C8" width="32" description="">
		<bitfield id="PHY_PAD_CS_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for cs pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1331" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1331" offset="0x54CC" width="32" description="">
		<bitfield id="PHY_PAD_ODT_TERM" width="18" begin="17" end="0" resetval="0x17424" description="Controls term settings for odt pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1332" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1332" offset="0x54D0" width="32" description="">
		<bitfield id="PHY_ADRCTL_LP3_RX_CAL" width="13" begin="28" end="16" resetval="0x0" description="PHY CKE/RESET_N RX calibration controls." range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_RX_CAL" width="10" begin="9" end="0" resetval="0x0" description="PHY address/control RX calibration controls." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1333" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1333" offset="0x54D4" width="32" description="">
		<bitfield id="PHY_CAL_START_0" width="1" begin="24" end="24" resetval="0x0" description="Manual start for the pad calibration state machine for block 0. Set to 1 to trigger. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PHY_CAL_CLEAR_0" width="1" begin="16" end="16" resetval="0x0" description="Clear the pad calibration state machine and results for block 0. Set to 1 to trigger. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PHY_CAL_MODE_0" width="13" begin="12" end="0" resetval="0x0" description="Pad calibration mode bits for block 0. Bit [0] disables pad calibration upon initialization. Bit [1] enables automatic interval based calibration. Bits [3:2] set the base interval for the interval counter. Bits [7:4] are direct connections to pad control signals." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1334" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1334" offset="0x54D8" width="32" description="">
		<bitfield id="PHY_CAL_INTERVAL_COUNT_0" width="32" begin="31" end="0" resetval="0x0" description="Pad calibration interval counter compare value for block 0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1335" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1335" offset="0x54DC" width="32" description="">
		<bitfield id="PHY_LP4_BOOT_CAL_CLK_SELECT_0" width="3" begin="10" end="8" resetval="0x0" description="Pad calibration pad clock frequency select setting for LPDDR4 boot frequency for block 0." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_SAMPLE_WAIT_0" width="8" begin="7" end="0" resetval="0x0" description="Pad calibration state machine wait count in pad clock cycles for block 0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1336" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1336" offset="0x54E0" width="32" description="">
		<bitfield id="PHY_CAL_RESULT_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration results observation values for block 0. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1337" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1337" offset="0x54E4" width="32" description="">
		<bitfield id="PHY_CAL_RESULT2_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration results [CKE/RESET_N] observation values for block 0. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1338" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1338" offset="0x54E8" width="32" description="">
		<bitfield id="PHY_CAL_RESULT4_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration pass1 shadow results observation values for block 0. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1339" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1339" offset="0x54EC" width="32" description="">
		<bitfield id="PHY_CAL_RESULT5_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration pass2 shadow results observation values for block 0. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1340" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1340" offset="0x54F0" width="32" description="">
		<bitfield id="PHY_CAL_RESULT6_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration internal results observation delta values for block 0. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1341" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1341" offset="0x54F4" width="32" description="">
		<bitfield id="PHY_CAL_CPTR_CNT_0" width="7" begin="30" end="24" resetval="0x0" description="defines sample capture number in pad calibration process" range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RESULT7_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration internal results observation delta values for block 0. READ-ONLY" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1342" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1342" offset="0x54F8" width="32" description="">
		<bitfield id="PHY_CAL_DBG_CFG_0" width="1" begin="24" end="24" resetval="0x0" description="defines debug configuration in pad calibration process" range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RCV_FINE_ADJ_0" width="8" begin="23" end="16" resetval="0x0" description="defines adjustment for RCV code in pad calibration process" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_PD_FINE_ADJ_0" width="8" begin="15" end="8" resetval="0x0" description="defines adjustment for PD code in pad calibration process" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_PU_FINE_ADJ_0" width="8" begin="7" end="0" resetval="0x0" description="defines adjustment for PU code in pad calibration process" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1343" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1343" offset="0x54FC" width="32" description="">
		<bitfield id="SC_PHY_PAD_DBG_CONT_0" width="1" begin="0" end="0" resetval="0x0" description="Allows the pad calibration state machine to advance [when in debug mode] for slice 0. Set to 1 to trigger. WRITE-ONLY" range="0" rwaccess="W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1344" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1344" offset="0x5500" width="32" description="">
		<bitfield id="PHY_CAL_RESULT3_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Pad calibration results first/last0/1 observation values for block 0. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1345" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1345" offset="0x5504" width="32" description="">
		<bitfield id="PHY_CAL_SLOPE_ADJ_0" width="20" begin="27" end="8" resetval="0x266272" description="defines slope configure in pad calibration process" range="27 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_PVT_MAP_0" width="8" begin="7" end="0" resetval="0x0" description="defines slope configure in pad calibration process" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1346" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1346" offset="0x5508" width="32" description="">
		<bitfield id="PHY_CAL_SLOPE_ADJ_PASS2_0" width="20" begin="19" end="0" resetval="0x266272" description="defines slope configure for pass2 in pad calibration process" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1347" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1347" offset="0x550C" width="32" description="">
		<bitfield id="PHY_CAL_TWO_PASS_CFG_0" width="25" begin="24" end="0" resetval="0x13208728" description="defines cal_en configure in pad calibration process" range="24 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1348" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1348" offset="0x5510" width="32" description="">
		<bitfield id="PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0" width="6" begin="29" end="24" resetval="0x63" description="Pad calibration pass1 pu results won't update if out of max delta range ." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_SW_CAL_CFG_0" width="23" begin="22" end="0" resetval="0x0" description="defines firmware based pad calibration process" range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1349" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1349" offset="0x5514" width="32" description="">
		<bitfield id="PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0" width="6" begin="29" end="24" resetval="0x63" description="Pad calibration pass2 pd results won't update if out of max delta range ." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0" width="6" begin="21" end="16" resetval="0x63" description="Pad calibration pass2 pu results won't update if out of max delta range ." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0" width="5" begin="12" end="8" resetval="0x31" description="Pad calibration pass1 rx results won't update if out of max delta range ." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0" width="6" begin="5" end="0" resetval="0x63" description="Pad calibration pass1 pd results won't update if out of max delta range ." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1350" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1350" offset="0x5518" width="32" description="">
		<bitfield id="PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0" width="5" begin="28" end="24" resetval="0x0" description="Pad calibration pass1 rx results won't update if out of min delta range ." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0" width="6" begin="21" end="16" resetval="0x0" description="Pad calibration pass1 pd results won't update if out of min delta range ." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0" width="6" begin="13" end="8" resetval="0x0" description="Pad calibration pass1 pu results won't update if out of min delta range ." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0" width="5" begin="4" end="0" resetval="0x31" description="Pad calibration pass2 rx results won't update if out of max delta range ." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1351" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1351" offset="0x551C" width="32" description="">
		<bitfield id="PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0" width="5" begin="20" end="16" resetval="0x0" description="Pad calibration pass2 rx results won't update if out of min delta range ." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0" width="6" begin="13" end="8" resetval="0x0" description="Pad calibration pass2 pd results won't update if out of min delta range ." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0" width="6" begin="5" end="0" resetval="0x0" description="Pad calibration pass2 pu results won't update if out of min delta range ." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1352" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1352" offset="0x5520" width="32" description="">
		<bitfield id="PHY_AC_LPBK_ERR_CLEAR" width="1" begin="24" end="24" resetval="0x0" description="Address/control loopback error clear. Set to 1 to clear error. WRITE-ONLY" range="24" rwaccess="W"/> 
		<bitfield id="PHY_ADRCTL_MANUAL_UPDATE" width="1" begin="16" end="16" resetval="0x0" description="Address/control manual update of slave delay lines. Set to 1 to update. WRITE-ONLY" range="16" rwaccess="W"/> 
		<bitfield id="PHY_PAD_ATB_CTRL" width="16" begin="15" end="0" resetval="0x0" description="Pad ATB control settings. Bit [0] is the enable signal. Bits [5:1] are the ATB data signals. Bits [15:8] are the 1 hot select for which pad is selected." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1353" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1353" offset="0x5524" width="32" description="">
		<bitfield id="PHY_AC_LPBK_CONTROL" width="9" begin="24" end="16" resetval="0x0" description="Address/control slice loopback control setting." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_LPBK_ENABLE" width="4" begin="11" end="8" resetval="0x0" description="Loopback enable for the address/control slices." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_LPBK_OBS_SELECT" width="2" begin="1" end="0" resetval="0x0" description="Select value to map an individual loopback address/control slice observation register to the global observation register." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1354" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1354" offset="0x5528" width="32" description="">
		<bitfield id="PHY_AC_PRBS_PATTERN_MASK" width="4" begin="11" end="8" resetval="0x0" description="PRBS7 mask signal for address/control slice." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_PRBS_PATTERN_START" width="7" begin="6" end="0" resetval="0x1" description="PRBS7 start pattern for address/control slice." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1355" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1355" offset="0x552C" width="32" description="">
		<bitfield id="PHY_AC_LPBK_RESULT_OBS" width="32" begin="31" end="0" resetval="0x0" description="Observation register for the loopback address/control slices. READ-ONLY" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1356" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1356" offset="0x5530" width="32" description="">
		<bitfield id="PHY_AC_CLK_LPBK_CONTROL" width="6" begin="21" end="16" resetval="0x0" description="Mem clk block loopback control setting." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_CLK_LPBK_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Loopback enable for mem clk blocks." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_CLK_LPBK_OBS_SELECT" width="1" begin="0" end="0" resetval="0x0" description="Select value to map an individual loopback mem clk block observation register to the global observation register." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1357" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1357" offset="0x5534" width="32" description="">
		<bitfield id="PHY_TOP_PWR_RDC_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="top param power reduction disable." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_PWR_RDC_DISABLE" width="1" begin="16" end="16" resetval="0x0" description="ac slice power reduction disable." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_AC_CLK_LPBK_RESULT_OBS" width="16" begin="15" end="0" resetval="0x0" description="Observation register for loopback mem clk blocks. READ-ONLY" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1358" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1358" offset="0x5538" width="32" description="">
		<bitfield id="PHY_AC_SLV_DLY_CTRL_GATE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="ac slice slv_dly_control block power reduction disable." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1359" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1359" offset="0x553C" width="32" description="">
		<bitfield id="PHY_DATA_BYTE_ORDER_SEL" width="32" begin="31" end="0" resetval="0x0" description="Used to define the data slice's byte swap for CA bits 7:0." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1360" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1360" offset="0x5540" width="32" description="">
		<bitfield id="PHY_ADRCTL_MSTR_DLY_ENC_SEL_0" width="2" begin="25" end="24" resetval="0x0" description="Select adrctl_mstr_dly_enc for the address/control slice 0 ." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ADR_DISABLE" width="3" begin="18" end="16" resetval="0x0" description="Disable the unused adr slice to save power." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CALVL_DEVICE_MAP" width="5" begin="12" end="8" resetval="0x0" description="Define which device's DQ feedback data bits should be used during CA training" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DATA_BYTE_ORDER_SEL_HIGH" width="8" begin="7" end="0" resetval="0x0" description="Used to define the data slice's byte swap for CA bits 9:8." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1361" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1361" offset="0x5544" width="32" description="">
		<bitfield id="PHY_ADRCTL_MSTR_DLY_ENC_SEL_3" width="2" begin="17" end="16" resetval="0x0" description="Select adrctl_mstr_dly_enc for the address/control slice 3 ." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_MSTR_DLY_ENC_SEL_2" width="2" begin="9" end="8" resetval="0x0" description="Select adrctl_mstr_dly_enc for the address/control slice 2 ." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ADRCTL_MSTR_DLY_ENC_SEL_1" width="2" begin="1" end="0" resetval="0x0" description="Select adrctl_mstr_dly_enc for the address/control slice 1 ." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1362" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1362" offset="0x5548" width="32" description="">
		<bitfield id="PHY_DDL_AC_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="PHY Address/Control DDL BIST mode enable." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1363" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1363" offset="0x554C" width="32" description="">
		<bitfield id="PHY_DDL_AC_MODE" width="26" begin="25" end="0" resetval="0x0" description="PHY Address/Control DDL BIST mode." range="25 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1364" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1364" offset="0x5550" width="32" description="">
		<bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_AC" width="8" begin="23" end="16" resetval="0x0" description="Specify threshold value for PHY init update tracking for AC slice." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_INIT_UPDATE_CONFIG" width="3" begin="10" end="8" resetval="0x0" description="PHY init update function configuration." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_DDL_AC_MASK" width="6" begin="5" end="0" resetval="0x0" description="PHY Address/Control DDL BIST mask." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1365" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1365" offset="0x5554" width="32" description="">
		<bitfield id="PHY_ERR_STATUS" width="3" begin="26" end="24" resetval="0x0" description="PHY ERROR information." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_ERR_MASK_EN" width="3" begin="18" end="16" resetval="0x0" description="PHY ERROR information report mask enable." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CA_PARITY_ERR_PULSE_MIN" width="16" begin="15" end="0" resetval="0x0" description="PHY alert_n pulse width minimux value for CA parity error." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1366" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1366" offset="0x5558" width="32" description="">
		<bitfield id="PHY_DS0_DQS_ERR_COUNTER" width="32" begin="31" end="0" resetval="0x0" description="PHY DATA SLICE 0 DQS ERROR counter." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1367" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1367" offset="0x555C" width="32" description="">
		<bitfield id="PHY_DS1_DQS_ERR_COUNTER" width="32" begin="31" end="0" resetval="0x0" description="PHY DATA SLICE 1 DQS ERROR counter." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1368" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1368" offset="0x5560" width="32" description="">
		<bitfield id="PHY_DS_INIT_COMPLETE_OBS" width="2" begin="25" end="24" resetval="0x0" description="Observation register for dfi_init_complete for data slice. Bit0 is for data_slice0; bit1 is for data_slice 1,... READ-ONLY." range="25 - 24" rwaccess="R"/> 
		<bitfield id="PHY_AC_INIT_COMPLETE_OBS" width="12" begin="19" end="8" resetval="0x0" description="Observation register for dfi_init_complete for adr and ac slice. Bit 0 is for dfi_init_complete for all slices. Bit[7:4] is for adr slice, bit4 is adr_slice0..., if the adr slice number is 3, bit7 is 0. Bit8 is for ac_slice0; bit9 is for ac_slice 1,... READ-ONLY." range="19 - 8" rwaccess="R"/> 
		<bitfield id="PHY_DLL_RST_EN" width="2" begin="1" end="0" resetval="0x2" description="PHY DDL reset software interface enable." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1369" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1369" offset="0x5564" width="32" description="">
		<bitfield id="PHY_GRP_SHIFT_OBS_SELECT" width="4" begin="27" end="24" resetval="0x0" description="Select value to map an individual address/control group slice automatic cycle/half_cycle shift settings to the observation register." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP_SLV_DLY_ENC_OBS_SELECT" width="5" begin="20" end="16" resetval="0x0" description="Select value to map an individual address/control group slice slave delay to the encoded value observation register." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ERR_IE" width="1" begin="8" end="8" resetval="0x0" description="Control the IE signal of IO error pad." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_UPDATE_MASK" width="1" begin="0" end="0" resetval="0x0" description="Control to disable the generation of dfi_phyupd_req and use of dfi_ctrlupd_req. If this is 0 the PHY is normal mode; if this is 1, the PHY will not respond to dfi_ctrlupd_req or not to send dfi_phyupd_req" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1370" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1370" offset="0x5568" width="32" description="">
		<bitfield id="PHY_GRP_SHIFT_OBS" width="3" begin="18" end="16" resetval="0x0" description="Observation register for the address/control group automatic half cycle and cycle shift values. READ-ONLY" range="18 - 16" rwaccess="R"/> 
		<bitfield id="PHY_GRP_SLV_DLY_ENC_OBS" width="11" begin="10" end="0" resetval="0x0" description="Observation register for all address/control group slice slave delay encoded values. READ-ONLY" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1371" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1371" offset="0x556C" width="32" description="">
		<bitfield id="PHY_PAD_CAL_IO_CFG_0" width="18" begin="17" end="0" resetval="0x0" description="Pad calibration Controls PCLK/PARK pin and vref switch." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1372" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1372" offset="0x5570" width="32" description="">
		<bitfield id="PHY_PAD_ACS_RX_PCLK_CLK_SEL" width="3" begin="18" end="16" resetval="0x0" description="Controls rx_pclk clk selection for acs pad." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_ACS_IO_CFG" width="16" begin="15" end="0" resetval="0x0" description="Controls PCLK/PARK pin for acs pad." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1373" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1373" offset="0x5574" width="32" description="">
		<bitfield id="PHY_PLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="PHY clock PLL bypass select." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1374" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1374" offset="0x5578" width="32" description="">
		<bitfield id="PHY_LOW_FREQ_SEL" width="1" begin="16" end="16" resetval="0x0" description="Enables the PHY to enter/exit the PLL domain from the negative clock edge. Set to 1 at low frequencies to enable." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_CTRL" width="13" begin="12" end="0" resetval="0x0" description="PHY clock PLL controls." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1375" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1375" offset="0x557C" width="32" description="">
		<bitfield id="PHY_CSLVL_DLY_STEP" width="4" begin="27" end="24" resetval="0x0" description="Sets the delay step size plus 1 during CS training." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CSLVL_CAPTURE_CNT" width="4" begin="19" end="16" resetval="0x0" description="Defines the number of samples to take at each GRP slave delay setting during CS training." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PAD_VREF_CTRL_AC" width="12" begin="11" end="0" resetval="0x0" description="Pad VREF control settings for the address/control." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1376" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1376" offset="0x5580" width="32" description="">
		<bitfield id="PHY_LVL_MEAS_DLY_STEP_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enables the phy_adr_meas_dly_step_value to be used instead of the phy_cslvl_dly_step parameter." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_CSLVL_DVW_MIN_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables the software override data valid window size during CS training." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_SW_CSLVL_DVW_MIN" width="10" begin="9" end="0" resetval="0x0" description="Sets the software override data valid window size during CS training." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1377" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1377" offset="0x5584" width="32" description="">
		<bitfield id="PHY_GRP1_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP0_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1378" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1378" offset="0x5588" width="32" description="">
		<bitfield id="PHY_GRP3_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 3." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP2_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1379" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1379" offset="0x558C" width="32" description="">
		<bitfield id="PHY_GRP1_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP0_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1380" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1380" offset="0x5590" width="32" description="">
		<bitfield id="PHY_GRP3_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 3." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP2_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1381" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1381" offset="0x5594" width="32" description="">
		<bitfield id="PHY_GRP1_SLAVE_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 1." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP0_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1382" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1382" offset="0x5598" width="32" description="">
		<bitfield id="PHY_GRP3_SLAVE_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 3." range="26 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_GRP2_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1383" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1383" offset="0x559C" width="32" description="">
		<bitfield id="PHY_GRP0_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 0." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1384" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1384" offset="0x55A0" width="32" description="">
		<bitfield id="PHY_GRP1_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 1." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1385" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1385" offset="0x55A4" width="32" description="">
		<bitfield id="PHY_GRP2_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 2." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1386" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1386" offset="0x55A8" width="32" description="">
		<bitfield id="PHY_GRP3_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 3." range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1387" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1387" offset="0x55AC" width="32" description="">
		<bitfield id="PHY_PAD_FDBK_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for gate feedback pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1388" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1388" offset="0x55B0" width="32" description="">
		<bitfield id="PHY_PAD_FDBK_DRIVE2" width="18" begin="17" end="0" resetval="0x255" description="Controls drive settings [enslice/boost] for gate feedback pads." range="17 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1389" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1389" offset="0x55B4" width="32" description="">
		<bitfield id="PHY_PAD_DATA_DRIVE" width="31" begin="30" end="0" resetval="0x0" description="Controls drive settings for data pads." range="30 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1390" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1390" offset="0x55B8" width="32" description="">
		<bitfield id="PHY_PAD_DQS_DRIVE" width="32" begin="31" end="0" resetval="0x0" description="Controls drive settings for dqs pads." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1391" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1391" offset="0x55BC" width="32" description="">
		<bitfield id="PHY_PAD_ADDR_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for the address/control pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1392" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1392" offset="0x55C0" width="32" description="">
		<bitfield id="PHY_PAD_ADDR_DRIVE2" width="28" begin="27" end="0" resetval="0x16776960" description="Controls drive settings for the address/control pads." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1393" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1393" offset="0x55C4" width="32" description="">
		<bitfield id="PHY_PAD_CLK_DRIVE" width="32" begin="31" end="0" resetval="0x255" description="Controls drive settings for clock pads." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1394" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1394" offset="0x55C8" width="32" description="">
		<bitfield id="PHY_PAD_CLK_DRIVE2" width="19" begin="18" end="0" resetval="0x255" description="Controls drive settings for clock pads." range="18 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1395" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1395" offset="0x55CC" width="32" description="">
		<bitfield id="PHY_PAD_ERR_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for error pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1396" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1396" offset="0x55D0" width="32" description="">
		<bitfield id="PHY_PAD_ERR_DRIVE2" width="28" begin="27" end="0" resetval="0x16776960" description="Controls drive settings for error pads." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1397" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1397" offset="0x55D4" width="32" description="">
		<bitfield id="PHY_PAD_CKE_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for cke pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1398" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1398" offset="0x55D8" width="32" description="">
		<bitfield id="PHY_PAD_CKE_DRIVE2" width="28" begin="27" end="0" resetval="0x33554176" description="Controls drive settings for cke pads." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1399" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1399" offset="0x55DC" width="32" description="">
		<bitfield id="PHY_PAD_RST_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for reset_n pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1400" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1400" offset="0x55E0" width="32" description="">
		<bitfield id="PHY_PAD_RST_DRIVE2" width="28" begin="27" end="0" resetval="0x33554176" description="Controls drive settings for reset_n pads." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1401" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1401" offset="0x55E4" width="32" description="">
		<bitfield id="PHY_PAD_CS_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for cs pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1402" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1402" offset="0x55E8" width="32" description="">
		<bitfield id="PHY_PAD_CS_DRIVE2" width="28" begin="27" end="0" resetval="0x33554176" description="Controls drive settings for cs pads." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1403" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1403" offset="0x55EC" width="32" description="">
		<bitfield id="PHY_PAD_ODT_DRIVE" width="30" begin="29" end="0" resetval="0x255" description="Controls drive settings for odt pads." range="29 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1404" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1404" offset="0x55F0" width="32" description="">
		<bitfield id="PHY_PAD_ODT_DRIVE2" width="28" begin="27" end="0" resetval="0x33554176" description="Controls drive settings for odt pads." range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1405" acronym="CTLPHY_WRAP__CTL_CFG__CTLCFG_DENALI_PHY_1405" offset="0x55F4" width="32" description="">
		<bitfield id="PHY_CAL_SETTLING_PRD_0" width="7" begin="30" end="24" resetval="0x0" description="Number of clock cycles to extend dfi_phyupd_req after the ack is received for settling of final values" range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_VREF_SWITCH_TIMER_0" width="16" begin="23" end="8" resetval="0x0" description="The settling time for a switch in VREF during IO pad calibration." range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_CAL_CLK_SELECT_0" width="3" begin="2" end="0" resetval="0x0" description="Pad calibration pad clock frequency select setting for block 0." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>