{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473766333622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473766333638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 07:32:13 2016 " "Processing started: Tue Sep 13 07:32:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473766333638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766333638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sxrRISC621 -c sxrRISC621 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sxrRISC621 -c sxrRISC621" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766333638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1473766334685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473766334700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxrrisc621.v 1 1 " "Found 1 design units, including 1 entities, in source file sxrrisc621.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxrRISC621 " "Found entity 1: sxrRISC621" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766355404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766355404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766355451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766355451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766355483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766355483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mult " "Found entity 1: my_mult" {  } { { "my_mult.v" "" { Text "I:/sxrRISC621/my_mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766355514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766355514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_div.v 1 1 " "Found 1 design units, including 1 entities, in source file my_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_div " "Found entity 1: my_div" {  } { { "my_div.v" "" { Text "I:/sxrRISC621/my_div.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766355529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766355529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sxrRISC621 " "Elaborating entity \"sxrRISC621\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473766355826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(150) " "Verilog HDL assignment warning at sxrRISC621.v(150): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(171) " "Verilog HDL assignment warning at sxrRISC621.v(171): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sxrRISC621.v(182) " "Verilog HDL assignment warning at sxrRISC621.v(182): truncated value with size 16 to match size of target (12)" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "sxrRISC621.v(196) " "Verilog HDL Case Statement warning at sxrRISC621.v(196): case item expression covers a value already covered by a previous case item" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 196 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(368) " "Verilog HDL Case Statement warning at sxrRISC621.v(368): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 368 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(407) " "Verilog HDL Case Statement warning at sxrRISC621.v(407): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 407 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(429) " "Verilog HDL Case Statement warning at sxrRISC621.v(429): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 429 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(452) " "Verilog HDL Case Statement warning at sxrRISC621.v(452): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 452 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sxrRISC621.v(471) " "Verilog HDL Case Statement warning at sxrRISC621.v(471): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 471 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Display_pin sxrRISC621.v(7) " "Output port \"Display_pin\" at sxrRISC621.v(7) has no driver" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1473766355842 "|sxrRISC621"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom my_rom:sxrRISC621_rom " "Elaborating entity \"my_rom\" for hierarchy \"my_rom:sxrRISC621_rom\"" {  } { { "sxrRISC621.v" "sxrRISC621_rom" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766355873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\"" {  } { { "my_rom.v" "altsyncram_component" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\"" {  } { { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/my_rom.mif " "Parameter \"init_file\" = \"./memory/my_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356045 ""}  } { { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473766356045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcg1 " "Found entity 1: altsyncram_kcg1" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766356186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766356186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kcg1 my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated " "Elaborating entity \"altsyncram_kcg1\" for hierarchy \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram my_ram:sxrRISC621_ram " "Elaborating entity \"my_ram\" for hierarchy \"my_ram:sxrRISC621_ram\"" {  } { { "sxrRISC621.v" "sxrRISC621_ram" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\"" {  } { { "my_ram.v" "altsyncram_component" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\"" {  } { { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766356702 ""}  } { { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473766356702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epl1 " "Found entity 1: altsyncram_epl1" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766356842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766356842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epl1 my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated " "Elaborating entity \"altsyncram_epl1\" for hierarchy \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mult my_mult:sxrRISC621_mult " "Elaborating entity \"my_mult\" for hierarchy \"my_mult:sxrRISC621_mult\"" {  } { { "sxrRISC621.v" "sxrRISC621_mult" { Text "I:/sxrRISC621/sxrRISC621.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766356936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component\"" {  } { { "my_mult.v" "lpm_mult_component" { Text "I:/sxrRISC621/my_mult.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766357280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component\"" {  } { { "my_mult.v" "" { Text "I:/sxrRISC621/my_mult.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766357342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766357342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766357342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766357342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766357342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766357342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 13 " "Parameter \"lpm_widthp\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766357342 ""}  } { { "my_mult.v" "" { Text "I:/sxrRISC621/my_mult.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473766357342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u0n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u0n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u0n " "Found entity 1: mult_u0n" {  } { { "db/mult_u0n.v" "" { Text "I:/sxrRISC621/db/mult_u0n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766357498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766357498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_u0n my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component\|mult_u0n:auto_generated " "Elaborating entity \"mult_u0n\" for hierarchy \"my_mult:sxrRISC621_mult\|lpm_mult:lpm_mult_component\|mult_u0n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766357498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_div my_div:sxrRISC621_div " "Elaborating entity \"my_div\" for hierarchy \"my_div:sxrRISC621_div\"" {  } { { "sxrRISC621.v" "sxrRISC621_div" { Text "I:/sxrRISC621/sxrRISC621.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766357608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "my_div.v" "LPM_DIVIDE_component" { Text "I:/sxrRISC621/my_div.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766358545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "my_div.v" "" { Text "I:/sxrRISC621/my_div.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766358639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766358639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766358639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766358639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766358639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 12 " "Parameter \"lpm_widthd\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766358639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 12 " "Parameter \"lpm_widthn\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473766358639 ""}  } { { "my_div.v" "" { Text "I:/sxrRISC621/my_div.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473766358639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f5s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f5s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f5s " "Found entity 1: lpm_divide_f5s" {  } { { "db/lpm_divide_f5s.tdf" "" { Text "I:/sxrRISC621/db/lpm_divide_f5s.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766358811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766358811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_f5s my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated " "Elaborating entity \"lpm_divide_f5s\" for hierarchy \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766358811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "I:/sxrRISC621/db/abs_divider_0dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766358999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766358999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_0dg my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider " "Elaborating entity \"abs_divider_0dg\" for hierarchy \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\"" {  } { { "db/lpm_divide_f5s.tdf" "divider" { Text "I:/sxrRISC621/db/lpm_divide_f5s.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766359014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "I:/sxrRISC621/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766359280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766359280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_g2f my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|alt_u_div_g2f:divider " "Elaborating entity \"alt_u_div_g2f\" for hierarchy \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|alt_u_div_g2f:divider\"" {  } { { "db/abs_divider_0dg.tdf" "divider" { Text "I:/sxrRISC621/db/abs_divider_0dg.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766359295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2p9 " "Found entity 1: lpm_abs_2p9" {  } { { "db/lpm_abs_2p9.tdf" "" { Text "I:/sxrRISC621/db/lpm_abs_2p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473766359530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766359530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_2p9 my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|lpm_abs_2p9:my_abs_den " "Elaborating entity \"lpm_abs_2p9\" for hierarchy \"my_div:sxrRISC621_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_f5s:auto_generated\|abs_divider_0dg:divider\|lpm_abs_2p9:my_abs_den\"" {  } { { "db/abs_divider_0dg.tdf" "my_abs_den" { Text "I:/sxrRISC621/db/abs_divider_0dg.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766359530 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[0\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[1\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[2\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[3\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[4\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[5\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[6\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[7\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[8\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[9\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[10\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[11\] " "Synthesized away node \"my_ram:sxrRISC621_ram\|altsyncram:altsyncram_component\|altsyncram_epl1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_epl1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_epl1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_ram.v" "" { Text "I:/sxrRISC621/my_ram.v" 86 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_ram:sxrRISC621_ram|altsyncram:altsyncram_component|altsyncram_epl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[0\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[1\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[2\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[3\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[4\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[5\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[6\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[7\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[8\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[9\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[10\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[11\] " "Synthesized away node \"my_rom:sxrRISC621_rom\|altsyncram:altsyncram_component\|altsyncram_kcg1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_kcg1.tdf" "" { Text "I:/sxrRISC621/db/altsyncram_kcg1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "my_rom.v" "" { Text "I:/sxrRISC621/my_rom.v" 82 0 0 } } { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766361843 "|sxrRISC621|my_rom:sxrRISC621_rom|altsyncram:altsyncram_component|altsyncram_kcg1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1473766361843 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1473766361843 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1473766363546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[0\] GND " "Pin \"Display_pin\[0\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[1\] GND " "Pin \"Display_pin\[1\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[2\] GND " "Pin \"Display_pin\[2\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[3\] GND " "Pin \"Display_pin\[3\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[4\] GND " "Pin \"Display_pin\[4\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[5\] GND " "Pin \"Display_pin\[5\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[6\] GND " "Pin \"Display_pin\[6\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display_pin\[7\] GND " "Pin \"Display_pin\[7\]\" is stuck at GND" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473766363827 "|sxrRISC621|Display_pin[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473766363827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "295 " "295 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1473766364609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473766366624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473766366624 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[0\] " "No output dependent on input pin \"SW_pin\[0\]\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|SW_pin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[1\] " "No output dependent on input pin \"SW_pin\[1\]\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|SW_pin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[2\] " "No output dependent on input pin \"SW_pin\[2\]\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|SW_pin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[3\] " "No output dependent on input pin \"SW_pin\[3\]\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|SW_pin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_pin\[4\] " "No output dependent on input pin \"SW_pin\[4\]\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|SW_pin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn_pin " "No output dependent on input pin \"Resetn_pin\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|Resetn_pin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_pin " "No output dependent on input pin \"Clock_pin\"" {  } { { "sxrRISC621.v" "" { Text "I:/sxrRISC621/sxrRISC621.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473766367781 "|sxrRISC621|Clock_pin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473766367781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473766367796 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473766367796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473766367796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "917 " "Peak virtual memory: 917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473766368187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 07:32:48 2016 " "Processing ended: Tue Sep 13 07:32:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473766368187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473766368187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473766368187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473766368187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1473766371656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473766371671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 07:32:49 2016 " "Processing started: Tue Sep 13 07:32:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473766371671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1473766371671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sxrRISC621 -c sxrRISC621 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sxrRISC621 -c sxrRISC621" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1473766371671 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1473766373000 ""}
{ "Info" "0" "" "Project  = sxrRISC621" {  } {  } 0 0 "Project  = sxrRISC621" 0 0 "Fitter" 0 0 1473766373015 ""}
{ "Info" "0" "" "Revision = sxrRISC621" {  } {  } 0 0 "Revision = sxrRISC621" 0 0 "Fitter" 0 0 1473766373015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1473766373687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1473766373687 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sxrRISC621 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"sxrRISC621\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473766373812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473766374031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473766374031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1473766375031 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1473766376734 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1473766377328 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1473766385897 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473766386022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1473766386179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473766386194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473766386194 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1473766386210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1473766386210 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1473766386210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1473766386226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1473766386241 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473766386241 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473766386304 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sxrRISC621.sdc " "Synopsys Design Constraints File file not found: 'sxrRISC621.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1473766394425 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1473766394456 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1473766394456 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1473766394456 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1473766394472 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1473766394487 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1473766394503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473766394628 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1473766394862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473766396612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1473766397706 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1473766398050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473766398050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1473766399316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "I:/sxrRISC621/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1473766405379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1473766405379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1473766405597 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1473766405597 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1473766405597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473766405613 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1473766413176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473766413254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473766414207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473766414207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473766414801 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473766419082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/sxrRISC621/output_files/sxrRISC621.fit.smsg " "Generated suppressed messages file I:/sxrRISC621/output_files/sxrRISC621.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1473766419895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1963 " "Peak virtual memory: 1963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473766424067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 07:33:44 2016 " "Processing ended: Tue Sep 13 07:33:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473766424067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473766424067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473766424067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473766424067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1473766427661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473766427661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 07:33:47 2016 " "Processing started: Tue Sep 13 07:33:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473766427661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1473766427661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sxrRISC621 -c sxrRISC621 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sxrRISC621 -c sxrRISC621" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1473766427661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1473766429552 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." 0 0 "Assembler" 0 -1 1473766429567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473766429927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 07:33:49 2016 " "Processing ended: Tue Sep 13 07:33:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473766429927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473766429927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473766429927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1473766429927 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1473766431177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1473766432833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473766432864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 07:33:51 2016 " "Processing started: Tue Sep 13 07:33:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473766432864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766432864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sxrRISC621 -c sxrRISC621 " "Command: quartus_sta sxrRISC621 -c sxrRISC621" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766432864 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1473766433255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766434833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766434833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766434911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766434911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sxrRISC621.sdc " "Synopsys Design Constraints File file not found: 'sxrRISC621.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766435943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766435943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766435943 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766435943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766435958 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766435958 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1473766435990 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436052 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473766436099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436490 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473766436662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766436755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766437974 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438756 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438756 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438756 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766438990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766439052 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473766439162 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766440070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441356 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441356 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441356 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766441591 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1473766441700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442778 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442778 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442778 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766442997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766443060 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766448669 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766448669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473766449779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 07:34:09 2016 " "Processing ended: Tue Sep 13 07:34:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473766449779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473766449779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473766449779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766449779 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1473766452498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473766452498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 07:34:12 2016 " "Processing started: Tue Sep 13 07:34:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473766452498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1473766452498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sxrRISC621 -c sxrRISC621 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sxrRISC621 -c sxrRISC621" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1473766452498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1473766455264 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1473766455389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sxrRISC621.vo I:/sxrRISC621/simulation/modelsim/ simulation " "Generated file sxrRISC621.vo in folder \"I:/sxrRISC621/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1473766456154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473766456857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 07:34:16 2016 " "Processing ended: Tue Sep 13 07:34:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473766456857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473766456857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473766456857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1473766456857 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1473766458201 ""}
