INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider4Hz
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/divider4Hz.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/hexseg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexseg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/randNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/shinningO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shinningO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/singledisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/state0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sources_1/new/topDesign.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carl/fpga/ex6_done/project_6SIM/project_6SIM.srcs/sim_1/new/topDesign_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesign_sim
