{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: nw_kernel1"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
            , "line":4
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":21
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":24
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":30
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":35
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":44
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":47
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":53
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":56
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":62
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Unrolled by #pragma unroll"
            }
            , {
              "type":"text"
              , "text":"Unrolled by #pragma unroll"
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"nw_kernel1.B1"
          , "data":
          ["Yes", "~1", "Fmax"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":74
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"last_chunk_col_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"13"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"out (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"175"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"write_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"ref_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"14"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"out (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"175"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"out_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"12"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"write_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"out (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"175"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"out_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"12"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"write_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"left (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"166"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"out_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"12"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"top (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"164"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"write_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"left (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"166"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"out_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"12"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"top (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"164"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"write_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"left (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"166"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"out_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"12"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"top (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"164"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"write_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"16"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler lowered Fmax (system clock frequency) due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"input_v_SR (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                      , "line":"17"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"The critical path that caused lower Fmax:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 16 failing nodes are listed."
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"169"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Compare Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.09 clock cycles 32-bit Integer Subtract Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"170"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L, %L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"144"
                        }
                        , {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"172"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                          , "line":"175"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"0.04 clock cycles 32-bit Select Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"Unknown location"
                          , "line":"0"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop orchestration compiler optimization is enabled."
            }
            , {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"https://www.altera.com/documentation/mwh1391807516407.html#wfa1476380079940"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":80
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                        , "line":83
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":89
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":94
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                        , "line":97
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":103
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                        , "line":106
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":112
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                        , "line":115
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":137
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                    , "line":150
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"1X Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/nw/nw_kernel_v5.cl"
                , "line":121
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Loop has trip count of 1"
            }
            , {
              "type":"text"
              , "text":"Loop has trip count of 1"
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
