module PC(
  input               clk, rst, En,
  input               IsJBrD,				//æ˜¯å¦è·³è½¬ã€åˆ†æ”¯æŒ‡ä»?
  input       [31:0]  NPCD,					//PCæŒ‰æ¡ä»¶è‡ªå¢åçš„å??
  output  reg [31:0]  PCPlus4F, PCF			//PCPlus4Fï¼šå®é™…çš„PCï¼ˆä¸‹ä¸?æ¡æŒ‡ä»¤å¤„ï¼‰å?¼ï¼ŒPCFï¼šPCå½“å‰å€?
  );
  
  initial
  begin
    PCF <= 32'h00003000;
    PCPlus4F <= 32'h00003004;
  end
  
  always @(posedge clk)
  begin
    if (rst)
    begin
      PCF <= 32'h00003000;
      PCPlus4F <= 32'h00003004;
    end
    else if (IsJBrD)
    begin
      // Jump/branch takes priority over stall
      PCF <= NPCD;
      PCPlus4F <= NPCD + 4;
    end
    else if (!En)
    begin
      PCF <= PCF;
      PCPlus4F <= PCPlus4F;
    end
    else
    begin
      PCF <= PCF + 4;
      PCPlus4F <= PCF + 8;
    end
  end
endmodule