# test configuration for simulator
# Intel (R) i7-6700K (SkyLake) configuration
sys = {
	caches = {
		l1 = {
			array = {
				type = "SetAssoc";
				ways = 8;
			};
			tagLatency = 1;
			arrayLatency = 4;
			size = 32768;
			replPolicy = "LRU";
			mshr = 4;
			txQsize = 8;
			pfQsize = 4;
			perfect = 0;
		};
		l2 = {
			array = {
				type = "SetAssoc";
				ways = 4;
			};
			tagLatency = 1;
			arrayLatency = 12;
			size = 262144;
			replPolicy = "LRU";
			mshr = 4;
			txQsize = 16;
			pfQsize = 4;
			perfect = 0;
		};
		l3 = {
			array = {
				type = "SetAssoc";
				ways = 16;
			};
			replPolicy = "LRU";
			tagLatency = 1;
			arrayLatency = 42;
			size = 2097152;
			mshr = 4;
			txQsize = 16;
			pfQsize = 4;
			perfect = 0;
		};
	};

	cores = {
		cores = 1;
		frequency = 3200;
		lineSize = 64;
		robSize = 256;
	};

	mem = {
		hybrid = "True";
		dram = {
			# for DRAM cache @ hybrid main memory system::
			array = {
				type = "SetAssoc";
				ways = 16;	
			};
			replPolicy = "FIFO";
			size = 268435456;	# 256MB for DRAM cache in heterogeneous(hybrid) main memory system.

			frequency = 1600;
			addrMapping = "ChRaBaRoCo";
			closedPage = "True";
			channel = 1;
			rank = 1;
			bank = 4;
			row = 8192;
			column = 128;
			rdQsize = 16;
			wrQsize = 16;
			respQsize = 16;
			# DDR3-DRAM-1600: 12.8GB/sec (theoretical throughput(bandwidth))
			tRP = 10;
			tCAS = 10;
			tRCD = 10;
			tRC = 38;
			tRAS = 28;
			tCCD = 4;
			tBL = 4;
			tWR = 12;
			tRRD = 3;
		};
		nvm = {
			frequency = 1600;
			# Address Mapping schemes: 	ChRaRoBaCo,	RoBaRaCoCh,	ChRaBaRoCo,	RoRaBaCoCh,	RoCoRaBaCh,	ChRaRoCoBa
			addrMapping = "ChRaBaRoCo";
			closedPage = "True";
			channel = 1;
			rank = 1;
			bank = 8;
			row = 32768;
			column = 128;
			rdQsize = 16;
			wrQsize = 16;
			respQsize = 16;
			# DDR3-PCM-1600
			tRP = 120;
			tCAS = 11;
			tRCD = 44;
			tRC = 180;
			tRAS = 60;
			tCCD = 4;
			tBL = 4;
			tWR = 12;
			tRRD = 10;
		};
		
	};
};
