ARM GAS  /tmp/cc1AYrbL.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PeriodElapsedCallback
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PeriodElapsedCallback:
  26              	.LVL0:
  27              	.LFB147:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
ARM GAS  /tmp/cc1AYrbL.s 			page 2


  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
ARM GAS  /tmp/cc1AYrbL.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE END SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_DMA_Init();
  93:Core/Src/main.c ****   MX_USART3_UART_Init();
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Init scheduler */
  99:Core/Src/main.c ****   osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 100:Core/Src/main.c ****   MX_FREERTOS_Init();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Start scheduler */
 103:Core/Src/main.c ****   osKernelStart();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 132:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 360;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 144:Core/Src/main.c ****   {
ARM GAS  /tmp/cc1AYrbL.s 			page 4


 145:Core/Src/main.c ****     Error_Handler();
 146:Core/Src/main.c ****   }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 158:Core/Src/main.c ****   {
 159:Core/Src/main.c ****     Error_Handler();
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c **** }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 164:Core/Src/main.c **** /* USER CODE END 4 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /**
 167:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 168:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 169:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 170:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 171:Core/Src/main.c ****   * @param  htim : TIM handle
 172:Core/Src/main.c ****   * @retval None
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 175:Core/Src/main.c **** {
  29              		.loc 1 175 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 175 1 is_stmt 0 view .LVU1
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
 176:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 179:Core/Src/main.c ****   if (htim->Instance == TIM1) {
  39              		.loc 1 179 3 is_stmt 1 view .LVU2
  40              		.loc 1 179 11 is_stmt 0 view .LVU3
  41 0002 0268     		ldr	r2, [r0]
  42              		.loc 1 179 6 view .LVU4
  43 0004 034B     		ldr	r3, .L5
  44 0006 9A42     		cmp	r2, r3
  45 0008 00D0     		beq	.L4
  46              	.LVL1:
  47              	.L1:
 180:Core/Src/main.c ****     HAL_IncTick();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
ARM GAS  /tmp/cc1AYrbL.s 			page 5


 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 185:Core/Src/main.c **** }
  48              		.loc 1 185 1 view .LVU5
  49 000a 08BD     		pop	{r3, pc}
  50              	.LVL2:
  51              	.L4:
 180:Core/Src/main.c ****     HAL_IncTick();
  52              		.loc 1 180 5 is_stmt 1 view .LVU6
  53 000c FFF7FEFF 		bl	HAL_IncTick
  54              	.LVL3:
  55              		.loc 1 185 1 is_stmt 0 view .LVU7
  56 0010 FBE7     		b	.L1
  57              	.L6:
  58 0012 00BF     		.align	2
  59              	.L5:
  60 0014 00000140 		.word	1073807360
  61              		.cfi_endproc
  62              	.LFE147:
  64              		.section	.text.Error_Handler,"ax",%progbits
  65              		.align	1
  66              		.global	Error_Handler
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	Error_Handler:
  72              	.LFB148:
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /**
 188:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** void Error_Handler(void)
 192:Core/Src/main.c **** {
  73              		.loc 1 192 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ Volatile: function does not return.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
 193:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 194:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 195:Core/Src/main.c ****   __disable_irq();
  79              		.loc 1 195 3 view .LVU9
  80              	.LBB4:
  81              	.LBI4:
  82              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/cc1AYrbL.s 			page 6


  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  /tmp/cc1AYrbL.s 			page 7


  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1AYrbL.s 			page 8


 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  83              		.loc 2 140 27 view .LVU10
  84              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  85              		.loc 2 142 3 view .LVU11
  86              		.syntax unified
  87              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  88 0000 72B6     		cpsid i
  89              	@ 0 "" 2
  90              		.thumb
  91              		.syntax unified
  92              	.L8:
  93              	.LBE5:
  94              	.LBE4:
 196:Core/Src/main.c ****   while (1)
  95              		.loc 1 196 3 discriminator 1 view .LVU12
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****   }
  96              		.loc 1 198 3 discriminator 1 view .LVU13
 196:Core/Src/main.c ****   while (1)
  97              		.loc 1 196 9 discriminator 1 view .LVU14
  98 0002 FEE7     		b	.L8
  99              		.cfi_endproc
 100              	.LFE148:
 102              		.section	.text.SystemClock_Config,"ax",%progbits
 103              		.align	1
 104              		.global	SystemClock_Config
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	SystemClock_Config:
 110              	.LFB146:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 111              		.loc 1 122 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 80
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 00B5     		push	{lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 14, -4
ARM GAS  /tmp/cc1AYrbL.s 			page 9


 119 0002 95B0     		sub	sp, sp, #84
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 88
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122              		.loc 1 123 3 view .LVU16
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 123              		.loc 1 123 22 is_stmt 0 view .LVU17
 124 0004 3422     		movs	r2, #52
 125 0006 0021     		movs	r1, #0
 126 0008 07A8     		add	r0, sp, #28
 127 000a FFF7FEFF 		bl	memset
 128              	.LVL4:
 124:Core/Src/main.c **** 
 129              		.loc 1 124 3 is_stmt 1 view .LVU18
 124:Core/Src/main.c **** 
 130              		.loc 1 124 22 is_stmt 0 view .LVU19
 131 000e 0023     		movs	r3, #0
 132 0010 0293     		str	r3, [sp, #8]
 133 0012 0393     		str	r3, [sp, #12]
 134 0014 0493     		str	r3, [sp, #16]
 135 0016 0593     		str	r3, [sp, #20]
 136 0018 0693     		str	r3, [sp, #24]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 137              		.loc 1 128 3 is_stmt 1 view .LVU20
 138              	.LBB6:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 139              		.loc 1 128 3 view .LVU21
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 140              		.loc 1 128 3 view .LVU22
 141 001a 214B     		ldr	r3, .L15
 142 001c 1A6C     		ldr	r2, [r3, #64]
 143 001e 42F08052 		orr	r2, r2, #268435456
 144 0022 1A64     		str	r2, [r3, #64]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 145              		.loc 1 128 3 view .LVU23
 146 0024 1B6C     		ldr	r3, [r3, #64]
 147 0026 03F08053 		and	r3, r3, #268435456
 148 002a 0093     		str	r3, [sp]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 149              		.loc 1 128 3 view .LVU24
 150 002c 009B     		ldr	r3, [sp]
 151              	.LBE6:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 152              		.loc 1 128 3 view .LVU25
 129:Core/Src/main.c **** 
 153              		.loc 1 129 3 view .LVU26
 154              	.LBB7:
 129:Core/Src/main.c **** 
 155              		.loc 1 129 3 view .LVU27
 129:Core/Src/main.c **** 
 156              		.loc 1 129 3 view .LVU28
 157 002e 1D4B     		ldr	r3, .L15+4
 158 0030 1A68     		ldr	r2, [r3]
 159 0032 42F44042 		orr	r2, r2, #49152
 160 0036 1A60     		str	r2, [r3]
 129:Core/Src/main.c **** 
 161              		.loc 1 129 3 view .LVU29
ARM GAS  /tmp/cc1AYrbL.s 			page 10


 162 0038 1B68     		ldr	r3, [r3]
 163 003a 03F44043 		and	r3, r3, #49152
 164 003e 0193     		str	r3, [sp, #4]
 129:Core/Src/main.c **** 
 165              		.loc 1 129 3 view .LVU30
 166 0040 019B     		ldr	r3, [sp, #4]
 167              	.LBE7:
 129:Core/Src/main.c **** 
 168              		.loc 1 129 3 view .LVU31
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 169              		.loc 1 134 3 view .LVU32
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 170              		.loc 1 134 36 is_stmt 0 view .LVU33
 171 0042 0123     		movs	r3, #1
 172 0044 0793     		str	r3, [sp, #28]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173              		.loc 1 135 3 is_stmt 1 view .LVU34
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 174              		.loc 1 135 30 is_stmt 0 view .LVU35
 175 0046 4FF48033 		mov	r3, #65536
 176 004a 0893     		str	r3, [sp, #32]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 177              		.loc 1 136 3 is_stmt 1 view .LVU36
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 178              		.loc 1 136 34 is_stmt 0 view .LVU37
 179 004c 0223     		movs	r3, #2
 180 004e 0D93     		str	r3, [sp, #52]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 181              		.loc 1 137 3 is_stmt 1 view .LVU38
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 182              		.loc 1 137 35 is_stmt 0 view .LVU39
 183 0050 4FF48002 		mov	r2, #4194304
 184 0054 0E92     		str	r2, [sp, #56]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 360;
 185              		.loc 1 138 3 is_stmt 1 view .LVU40
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 360;
 186              		.loc 1 138 30 is_stmt 0 view .LVU41
 187 0056 0822     		movs	r2, #8
 188 0058 0F92     		str	r2, [sp, #60]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 189              		.loc 1 139 3 is_stmt 1 view .LVU42
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 190              		.loc 1 139 30 is_stmt 0 view .LVU43
 191 005a 4FF4B472 		mov	r2, #360
 192 005e 1092     		str	r2, [sp, #64]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 193              		.loc 1 140 3 is_stmt 1 view .LVU44
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 194              		.loc 1 140 30 is_stmt 0 view .LVU45
 195 0060 1193     		str	r3, [sp, #68]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 196              		.loc 1 141 3 is_stmt 1 view .LVU46
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 197              		.loc 1 141 30 is_stmt 0 view .LVU47
 198 0062 1293     		str	r3, [sp, #72]
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 199              		.loc 1 142 3 is_stmt 1 view .LVU48
ARM GAS  /tmp/cc1AYrbL.s 			page 11


 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200              		.loc 1 142 30 is_stmt 0 view .LVU49
 201 0064 1393     		str	r3, [sp, #76]
 143:Core/Src/main.c ****   {
 202              		.loc 1 143 3 is_stmt 1 view .LVU50
 143:Core/Src/main.c ****   {
 203              		.loc 1 143 7 is_stmt 0 view .LVU51
 204 0066 07A8     		add	r0, sp, #28
 205 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 206              	.LVL5:
 143:Core/Src/main.c ****   {
 207              		.loc 1 143 6 view .LVU52
 208 006c 98B9     		cbnz	r0, .L13
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 209              		.loc 1 150 3 is_stmt 1 view .LVU53
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 210              		.loc 1 150 31 is_stmt 0 view .LVU54
 211 006e 0F23     		movs	r3, #15
 212 0070 0293     		str	r3, [sp, #8]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 213              		.loc 1 152 3 is_stmt 1 view .LVU55
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 214              		.loc 1 152 34 is_stmt 0 view .LVU56
 215 0072 0223     		movs	r3, #2
 216 0074 0393     		str	r3, [sp, #12]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 217              		.loc 1 153 3 is_stmt 1 view .LVU57
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 218              		.loc 1 153 35 is_stmt 0 view .LVU58
 219 0076 0023     		movs	r3, #0
 220 0078 0493     		str	r3, [sp, #16]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 221              		.loc 1 154 3 is_stmt 1 view .LVU59
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 222              		.loc 1 154 36 is_stmt 0 view .LVU60
 223 007a 4FF4A053 		mov	r3, #5120
 224 007e 0593     		str	r3, [sp, #20]
 155:Core/Src/main.c **** 
 225              		.loc 1 155 3 is_stmt 1 view .LVU61
 155:Core/Src/main.c **** 
 226              		.loc 1 155 36 is_stmt 0 view .LVU62
 227 0080 4FF48053 		mov	r3, #4096
 228 0084 0693     		str	r3, [sp, #24]
 157:Core/Src/main.c ****   {
 229              		.loc 1 157 3 is_stmt 1 view .LVU63
 157:Core/Src/main.c ****   {
 230              		.loc 1 157 7 is_stmt 0 view .LVU64
 231 0086 0521     		movs	r1, #5
 232 0088 02A8     		add	r0, sp, #8
 233 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 234              	.LVL6:
 157:Core/Src/main.c ****   {
 235              		.loc 1 157 6 view .LVU65
 236 008e 20B9     		cbnz	r0, .L14
 161:Core/Src/main.c **** 
 237              		.loc 1 161 1 view .LVU66
 238 0090 15B0     		add	sp, sp, #84
ARM GAS  /tmp/cc1AYrbL.s 			page 12


 239              	.LCFI3:
 240              		.cfi_remember_state
 241              		.cfi_def_cfa_offset 4
 242              		@ sp needed
 243 0092 5DF804FB 		ldr	pc, [sp], #4
 244              	.L13:
 245              	.LCFI4:
 246              		.cfi_restore_state
 145:Core/Src/main.c ****   }
 247              		.loc 1 145 5 is_stmt 1 view .LVU67
 248 0096 FFF7FEFF 		bl	Error_Handler
 249              	.LVL7:
 250              	.L14:
 159:Core/Src/main.c ****   }
 251              		.loc 1 159 5 view .LVU68
 252 009a FFF7FEFF 		bl	Error_Handler
 253              	.LVL8:
 254              	.L16:
 255 009e 00BF     		.align	2
 256              	.L15:
 257 00a0 00380240 		.word	1073887232
 258 00a4 00700040 		.word	1073770496
 259              		.cfi_endproc
 260              	.LFE146:
 262              		.section	.text.main,"ax",%progbits
 263              		.align	1
 264              		.global	main
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	main:
 270              	.LFB145:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 271              		.loc 1 69 1 view -0
 272              		.cfi_startproc
 273              		@ Volatile: function does not return.
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276 0000 08B5     		push	{r3, lr}
 277              	.LCFI5:
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 3, -8
 280              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 281              		.loc 1 77 3 view .LVU70
 282 0002 FFF7FEFF 		bl	HAL_Init
 283              	.LVL9:
  84:Core/Src/main.c **** 
 284              		.loc 1 84 3 view .LVU71
 285 0006 FFF7FEFF 		bl	SystemClock_Config
 286              	.LVL10:
  91:Core/Src/main.c ****   MX_DMA_Init();
 287              		.loc 1 91 3 view .LVU72
 288 000a FFF7FEFF 		bl	MX_GPIO_Init
 289              	.LVL11:
  92:Core/Src/main.c ****   MX_USART3_UART_Init();
 290              		.loc 1 92 3 view .LVU73
ARM GAS  /tmp/cc1AYrbL.s 			page 13


 291 000e FFF7FEFF 		bl	MX_DMA_Init
 292              	.LVL12:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 293              		.loc 1 93 3 view .LVU74
 294 0012 FFF7FEFF 		bl	MX_USART3_UART_Init
 295              	.LVL13:
  99:Core/Src/main.c ****   MX_FREERTOS_Init();
 296              		.loc 1 99 3 view .LVU75
 297 0016 FFF7FEFF 		bl	osKernelInitialize
 298              	.LVL14:
 100:Core/Src/main.c **** 
 299              		.loc 1 100 3 view .LVU76
 300 001a FFF7FEFF 		bl	MX_FREERTOS_Init
 301              	.LVL15:
 103:Core/Src/main.c **** 
 302              		.loc 1 103 3 view .LVU77
 303 001e FFF7FEFF 		bl	osKernelStart
 304              	.LVL16:
 305              	.L18:
 108:Core/Src/main.c ****   {
 306              		.loc 1 108 3 discriminator 1 view .LVU78
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 307              		.loc 1 113 3 discriminator 1 view .LVU79
 108:Core/Src/main.c ****   {
 308              		.loc 1 108 9 discriminator 1 view .LVU80
 309 0022 FEE7     		b	.L18
 310              		.cfi_endproc
 311              	.LFE145:
 313              		.text
 314              	.Letext0:
 315              		.file 3 "/home/romet/st/stm32cubeide_1.13.2_2/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-t
 316              		.file 4 "/home/romet/st/stm32cubeide_1.13.2_2/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-t
 317              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 318              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 319              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 320              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 321              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 322              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 323              		.file 11 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 324              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 325              		.file 13 "Core/Inc/usart.h"
 326              		.file 14 "Core/Inc/dma.h"
 327              		.file 15 "Core/Inc/gpio.h"
 328              		.file 16 "<built-in>"
ARM GAS  /tmp/cc1AYrbL.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc1AYrbL.s:19     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc1AYrbL.s:25     .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc1AYrbL.s:60     .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/cc1AYrbL.s:65     .text.Error_Handler:0000000000000000 $t
     /tmp/cc1AYrbL.s:71     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc1AYrbL.s:103    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc1AYrbL.s:109    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc1AYrbL.s:257    .text.SystemClock_Config:00000000000000a0 $d
     /tmp/cc1AYrbL.s:263    .text.main:0000000000000000 $t
     /tmp/cc1AYrbL.s:269    .text.main:0000000000000000 main

UNDEFINED SYMBOLS
HAL_IncTick
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART3_UART_Init
osKernelInitialize
MX_FREERTOS_Init
osKernelStart
