{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1684583334586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_ECG EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_ECG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684583334644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684583334677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684583334678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684583334678 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4410 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583334726 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 36 21175 0 0 " "Implementing clock multiplication of 36, clock division of 21175, and phase shift of 0 degrees (0 ps) for TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4411 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583334726 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25000 0 0 " "Implementing clock multiplication of 1, clock division of 25000, and phase shift of 0 degrees (0 ps) for TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4412 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583334726 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4410 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1684583334726 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4389 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583334727 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4390 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583334727 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4389 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1684583334727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684583334788 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684583334970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684583334970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684583334970 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684583334970 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9605 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583334982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9607 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583334982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9609 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583334982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9611 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583334982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9613 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583334982 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684583334982 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684583334985 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and the PLL TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 ARESET " "PLL pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4389 9224 9983 0} { 0 { 0 ""} 0 4410 9224 9983 0}  }  } } { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1684583335400 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4389 9224 9983 0} { 0 { 0 ""} 0 4410 9224 9983 0}  }  } } { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1684583335400 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1684583335999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_ECG.sdc " "Synopsys Design Constraints File file not found: 'FPGA_ECG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684583336003 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684583336005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684583336017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~0  from: dataa  to: combout " "Cell: TFT_CTRL\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~199  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~199  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~39  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~41  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~41  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~42  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~59  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~59  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583336036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1684583336036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684583336057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684583336058 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684583336060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336213 ""}  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 52 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9589 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336213 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336213 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336213 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4410 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336213 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4410 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336213 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4410 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "Automatically promoted node sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0 " "Destination node sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0" {  } { { "sd_test.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v" 30 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0 " "Destination node sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0" {  } { { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 65 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 5383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1684583336214 ""}  } { { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 65 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "Automatically promoted node h_m_s:h_m_s\|fenpin:fenpin\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_m_s:h_m_s\|fenpin:fenpin\|clk2~0 " "Destination node h_m_s:h_m_s\|fenpin:fenpin\|clk2~0" {  } { { "fenpin.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v" 9 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h_m_s:h_m_s|fenpin:fenpin|clk2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1684583336214 ""}  } { { "fenpin.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v" 9 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h_m_s:h_m_s|fenpin:fenpin|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_ctrl:display_ctrl\|zicode\[6\]~60  " "Automatically promoted node display_ctrl:display_ctrl\|zicode\[6\]~60 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl|zicode[6]~60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 5485 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_ctrl:display_ctrl\|rgb_data\[15\]~27  " "Automatically promoted node display_ctrl:display_ctrl\|rgb_data\[15\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583336214 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl|rgb_data[15]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9468 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583336214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684583336962 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684583336968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684583336969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684583336976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684583336987 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684583336993 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684583336993 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684583336999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684583337806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1684583337813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684583337813 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 clk\[0\] TFT_CLK~output " "PLL \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TFT_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "TFT_test_pll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v" 98 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 181 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 84 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1684583337850 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 0 " "PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 driven by Clk~inputclkctrl which is OUTCLK output port of Clock control block type node Clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" is driven by Clk~inputclkctrl which is OUTCLK output port of Clock control block type node Clk~inputclkctrl" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 189 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 52 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1684583337854 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 189 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1684583337854 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583337897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684583338722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583339919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684583339951 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684583346833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583346833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684583347728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 5.0% " "1e+03 ns of routing delay (approximately 5.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1684583351183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1684583352307 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684583352307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583373973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1684583373975 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684583373975 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.66 " "Total time spent on timing analysis during the Fitter is 7.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1684583374123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684583374178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684583374720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684583374770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684583375533 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583376583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.fit.smsg " "Generated suppressed messages file D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684583377487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5577 " "Peak virtual memory: 5577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583378632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:49:38 2023 " "Processing ended: Sat May 20 19:49:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583378632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583378632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583378632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684583378632 ""}
