<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): CM7_MCM Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">CM7_MCM Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__CM7__MCM__Peripheral__Access__Layer.html">CM7_MCM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CM7_MCM Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__CM7__MCM__Register__Masks.png" border="0" usemap="#agroup____CM7____MCM____Register____Masks" alt=""/></div>
<map name="agroup____CM7____MCM____Register____Masks" id="agroup____CM7____MCM____Register____Masks">
<area shape="rect" href="group__CM7__MCM__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,167,45"/>
<area shape="rect" title=" " alt="" coords="215,13,409,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">ISCR - Interrupt Status and Control Register</h2></td></tr>
<tr class="memitem:ga916665e0707f742b27133debacf8a3d7"><td class="memItemLeft" align="right" valign="top"><a id="ga916665e0707f742b27133debacf8a3d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_WABS_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga916665e0707f742b27133debacf8a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27ee6a436a9df75257cb128c4f6b162"><td class="memItemLeft" align="right" valign="top"><a id="gaa27ee6a436a9df75257cb128c4f6b162"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_WABS_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa27ee6a436a9df75257cb128c4f6b162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2cc51f668032cf6e10dee47744ecebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gab2cc51f668032cf6e10dee47744ecebc">CM7_MCM_ISCR_WABS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_WABS_SHIFT)) &amp; CM7_MCM_ISCR_WABS_MASK)</td></tr>
<tr class="separator:gab2cc51f668032cf6e10dee47744ecebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb03831572ce402d2294d62980e2c24"><td class="memItemLeft" align="right" valign="top"><a id="ga5fb03831572ce402d2294d62980e2c24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_WABSO_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga5fb03831572ce402d2294d62980e2c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e0b782ed609a4f2d1d57169489c7ef"><td class="memItemLeft" align="right" valign="top"><a id="ga90e0b782ed609a4f2d1d57169489c7ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_WABSO_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga90e0b782ed609a4f2d1d57169489c7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24528a9410e7ded0e2c9d6fe427791ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga24528a9410e7ded0e2c9d6fe427791ea">CM7_MCM_ISCR_WABSO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_WABSO_SHIFT)) &amp; CM7_MCM_ISCR_WABSO_MASK)</td></tr>
<tr class="separator:ga24528a9410e7ded0e2c9d6fe427791ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff33a93567149cfae194de95f29fe8a1"><td class="memItemLeft" align="right" valign="top"><a id="gaff33a93567149cfae194de95f29fe8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIOC_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gaff33a93567149cfae194de95f29fe8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb101d0e24691d38e637144ead689b5f"><td class="memItemLeft" align="right" valign="top"><a id="gafb101d0e24691d38e637144ead689b5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIOC_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb101d0e24691d38e637144ead689b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e1600f69f30e6e52c8e73af66bf301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga37e1600f69f30e6e52c8e73af66bf301">CM7_MCM_ISCR_FIOC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIOC_SHIFT)) &amp; CM7_MCM_ISCR_FIOC_MASK)</td></tr>
<tr class="separator:ga37e1600f69f30e6e52c8e73af66bf301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a3c4a3e2bde2fe4cf758c95d5fa398"><td class="memItemLeft" align="right" valign="top"><a id="ga02a3c4a3e2bde2fe4cf758c95d5fa398"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FDZC_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga02a3c4a3e2bde2fe4cf758c95d5fa398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ccea403b157008096e1807fb495efb"><td class="memItemLeft" align="right" valign="top"><a id="gae6ccea403b157008096e1807fb495efb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FDZC_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae6ccea403b157008096e1807fb495efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39a51282ae06e0bebc8f8b9eccbcdba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gab39a51282ae06e0bebc8f8b9eccbcdba">CM7_MCM_ISCR_FDZC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FDZC_SHIFT)) &amp; CM7_MCM_ISCR_FDZC_MASK)</td></tr>
<tr class="separator:gab39a51282ae06e0bebc8f8b9eccbcdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0050b647b2a44076ebf2dc31d8ae29e5"><td class="memItemLeft" align="right" valign="top"><a id="ga0050b647b2a44076ebf2dc31d8ae29e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FOFC_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga0050b647b2a44076ebf2dc31d8ae29e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a709a2a4e41e2dd787aa43f233d5d76"><td class="memItemLeft" align="right" valign="top"><a id="ga0a709a2a4e41e2dd787aa43f233d5d76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FOFC_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0a709a2a4e41e2dd787aa43f233d5d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8a57a970e6adf2bc032a8b2fb9924e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gafa8a57a970e6adf2bc032a8b2fb9924e">CM7_MCM_ISCR_FOFC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FOFC_SHIFT)) &amp; CM7_MCM_ISCR_FOFC_MASK)</td></tr>
<tr class="separator:gafa8a57a970e6adf2bc032a8b2fb9924e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e5fe696349760d51439b7ccf57d9f7"><td class="memItemLeft" align="right" valign="top"><a id="gab7e5fe696349760d51439b7ccf57d9f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FUFC_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gab7e5fe696349760d51439b7ccf57d9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05b9e4e76f1a25d981599cdbe72aee"><td class="memItemLeft" align="right" valign="top"><a id="ga3d05b9e4e76f1a25d981599cdbe72aee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FUFC_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3d05b9e4e76f1a25d981599cdbe72aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cc0e4b2ca16cbb81fc0b39d2b7c9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga82cc0e4b2ca16cbb81fc0b39d2b7c9ec">CM7_MCM_ISCR_FUFC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FUFC_SHIFT)) &amp; CM7_MCM_ISCR_FUFC_MASK)</td></tr>
<tr class="separator:ga82cc0e4b2ca16cbb81fc0b39d2b7c9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa670fbe59b817357787c8fafcc27bdfe"><td class="memItemLeft" align="right" valign="top"><a id="gaa670fbe59b817357787c8fafcc27bdfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIXC_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaa670fbe59b817357787c8fafcc27bdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd3f2bac34aea7a72e046712594723f"><td class="memItemLeft" align="right" valign="top"><a id="ga8dd3f2bac34aea7a72e046712594723f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIXC_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8dd3f2bac34aea7a72e046712594723f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab948b5c46a3226f378795f26917719a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gab948b5c46a3226f378795f26917719a8">CM7_MCM_ISCR_FIXC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIXC_SHIFT)) &amp; CM7_MCM_ISCR_FIXC_MASK)</td></tr>
<tr class="separator:gab948b5c46a3226f378795f26917719a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9627e9e735fa84a223e30cb36ee2399"><td class="memItemLeft" align="right" valign="top"><a id="gac9627e9e735fa84a223e30cb36ee2399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIDC_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gac9627e9e735fa84a223e30cb36ee2399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9b1a8830bb75d9c50fed9ed23a4d12"><td class="memItemLeft" align="right" valign="top"><a id="ga7c9b1a8830bb75d9c50fed9ed23a4d12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIDC_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7c9b1a8830bb75d9c50fed9ed23a4d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598a347a9fbe6bdd3d26d4d1462425c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga598a347a9fbe6bdd3d26d4d1462425c3">CM7_MCM_ISCR_FIDC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIDC_SHIFT)) &amp; CM7_MCM_ISCR_FIDC_MASK)</td></tr>
<tr class="separator:ga598a347a9fbe6bdd3d26d4d1462425c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66fc3c9bedae6e415e00be0ea92c86e"><td class="memItemLeft" align="right" valign="top"><a id="gae66fc3c9bedae6e415e00be0ea92c86e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_WABE_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gae66fc3c9bedae6e415e00be0ea92c86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601c29f9b75d4c1f9ea10364b440f6e8"><td class="memItemLeft" align="right" valign="top"><a id="ga601c29f9b75d4c1f9ea10364b440f6e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_WABE_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga601c29f9b75d4c1f9ea10364b440f6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe74f751ed17c40b10785255e2cebdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga6fe74f751ed17c40b10785255e2cebdb">CM7_MCM_ISCR_WABE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_WABE_SHIFT)) &amp; CM7_MCM_ISCR_WABE_MASK)</td></tr>
<tr class="separator:ga6fe74f751ed17c40b10785255e2cebdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a49092ffc63ca0f883bf4bf6b2a95fa"><td class="memItemLeft" align="right" valign="top"><a id="ga9a49092ffc63ca0f883bf4bf6b2a95fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIOCE_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga9a49092ffc63ca0f883bf4bf6b2a95fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd3d42e25a5642f26b362fa80f5f640"><td class="memItemLeft" align="right" valign="top"><a id="gaecd3d42e25a5642f26b362fa80f5f640"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIOCE_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaecd3d42e25a5642f26b362fa80f5f640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b66790141eb38d52733ec1a64f894b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga5b66790141eb38d52733ec1a64f894b1">CM7_MCM_ISCR_FIOCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIOCE_SHIFT)) &amp; CM7_MCM_ISCR_FIOCE_MASK)</td></tr>
<tr class="separator:ga5b66790141eb38d52733ec1a64f894b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78294f60404942e4eb83b1b67455eb6"><td class="memItemLeft" align="right" valign="top"><a id="gaf78294f60404942e4eb83b1b67455eb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FDZCE_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:gaf78294f60404942e4eb83b1b67455eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b4fcc75bec6200bae3069c2025e21e"><td class="memItemLeft" align="right" valign="top"><a id="gaa9b4fcc75bec6200bae3069c2025e21e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FDZCE_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa9b4fcc75bec6200bae3069c2025e21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc66e614fb90505ea548b756e611baf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gadc66e614fb90505ea548b756e611baf1">CM7_MCM_ISCR_FDZCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FDZCE_SHIFT)) &amp; CM7_MCM_ISCR_FDZCE_MASK)</td></tr>
<tr class="separator:gadc66e614fb90505ea548b756e611baf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6cc296b6823da4f957e3819176107a1"><td class="memItemLeft" align="right" valign="top"><a id="gad6cc296b6823da4f957e3819176107a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FOFCE_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gad6cc296b6823da4f957e3819176107a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86495e919bfa46352ce3c0cc7970c709"><td class="memItemLeft" align="right" valign="top"><a id="ga86495e919bfa46352ce3c0cc7970c709"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FOFCE_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga86495e919bfa46352ce3c0cc7970c709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff193b8e6f8ae33998117f124ef02f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gaff193b8e6f8ae33998117f124ef02f80">CM7_MCM_ISCR_FOFCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FOFCE_SHIFT)) &amp; CM7_MCM_ISCR_FOFCE_MASK)</td></tr>
<tr class="separator:gaff193b8e6f8ae33998117f124ef02f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba6a1fcdbe0e26b8b2e4cb190fbcf24"><td class="memItemLeft" align="right" valign="top"><a id="gabba6a1fcdbe0e26b8b2e4cb190fbcf24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FUFCE_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gabba6a1fcdbe0e26b8b2e4cb190fbcf24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a682b94ecbb0e46f0a70589ad58597"><td class="memItemLeft" align="right" valign="top"><a id="gab0a682b94ecbb0e46f0a70589ad58597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FUFCE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab0a682b94ecbb0e46f0a70589ad58597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf437aa8e90653eacefb410d37e47e6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#gaf437aa8e90653eacefb410d37e47e6e4">CM7_MCM_ISCR_FUFCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FUFCE_SHIFT)) &amp; CM7_MCM_ISCR_FUFCE_MASK)</td></tr>
<tr class="separator:gaf437aa8e90653eacefb410d37e47e6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec3d04a52663e94a444030dc583d181"><td class="memItemLeft" align="right" valign="top"><a id="ga2ec3d04a52663e94a444030dc583d181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIXCE_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga2ec3d04a52663e94a444030dc583d181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac449263a04d0358c00da4cb3640e9226"><td class="memItemLeft" align="right" valign="top"><a id="gac449263a04d0358c00da4cb3640e9226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIXCE_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac449263a04d0358c00da4cb3640e9226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149cb2c4d51d15e402ecddfec52fb4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga149cb2c4d51d15e402ecddfec52fb4a5">CM7_MCM_ISCR_FIXCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIXCE_SHIFT)) &amp; CM7_MCM_ISCR_FIXCE_MASK)</td></tr>
<tr class="separator:ga149cb2c4d51d15e402ecddfec52fb4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71260514d5f1a8f2b4ee4f88f36ac2b6"><td class="memItemLeft" align="right" valign="top"><a id="ga71260514d5f1a8f2b4ee4f88f36ac2b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIDCE_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga71260514d5f1a8f2b4ee4f88f36ac2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2e7e383cb96875a8bcae57d24416bc"><td class="memItemLeft" align="right" valign="top"><a id="ga3c2e7e383cb96875a8bcae57d24416bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CM7_MCM_ISCR_FIDCE_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga3c2e7e383cb96875a8bcae57d24416bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1bb16f4e8518834f10388dd483bffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM7__MCM__Register__Masks.html#ga8d1bb16f4e8518834f10388dd483bffd">CM7_MCM_ISCR_FIDCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIDCE_SHIFT)) &amp; CM7_MCM_ISCR_FIDCE_MASK)</td></tr>
<tr class="separator:ga8d1bb16f4e8518834f10388dd483bffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab39a51282ae06e0bebc8f8b9eccbcdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39a51282ae06e0bebc8f8b9eccbcdba">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FDZC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FDZC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FDZC_SHIFT)) &amp; CM7_MCM_ISCR_FDZC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDZC - FPU Divide-by-Zero Interrupt Status 0b0..No interrupt 0b1..Interrupt occured </p>

</div>
</div>
<a id="gadc66e614fb90505ea548b756e611baf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc66e614fb90505ea548b756e611baf1">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FDZCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FDZCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FDZCE_SHIFT)) &amp; CM7_MCM_ISCR_FDZCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDZCE - FPU Divide-by-Zero Interrupt Enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="ga598a347a9fbe6bdd3d26d4d1462425c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598a347a9fbe6bdd3d26d4d1462425c3">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FIDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FIDC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIDC_SHIFT)) &amp; CM7_MCM_ISCR_FIDC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIDC - FPU Input Denormal Interrupt Status 0b0..No interrupt 0b1..Interrupt occured </p>

</div>
</div>
<a id="ga8d1bb16f4e8518834f10388dd483bffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1bb16f4e8518834f10388dd483bffd">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FIDCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FIDCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIDCE_SHIFT)) &amp; CM7_MCM_ISCR_FIDCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIDCE - FPU Input Denormal Interrupt Enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="ga37e1600f69f30e6e52c8e73af66bf301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e1600f69f30e6e52c8e73af66bf301">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FIOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FIOC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIOC_SHIFT)) &amp; CM7_MCM_ISCR_FIOC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIOC - FPU Invalid Operation interrupt Status 0b0..No interrupt 0b1..Interrupt occured </p>

</div>
</div>
<a id="ga5b66790141eb38d52733ec1a64f894b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b66790141eb38d52733ec1a64f894b1">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FIOCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FIOCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIOCE_SHIFT)) &amp; CM7_MCM_ISCR_FIOCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIOCE - FPU Invalid Operation Interrupt Enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="gab948b5c46a3226f378795f26917719a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab948b5c46a3226f378795f26917719a8">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FIXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FIXC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIXC_SHIFT)) &amp; CM7_MCM_ISCR_FIXC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIXC - FPU Inexact Interrupt Status 0b0..No interrupt 0b1..Interrupt occured </p>

</div>
</div>
<a id="ga149cb2c4d51d15e402ecddfec52fb4a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149cb2c4d51d15e402ecddfec52fb4a5">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FIXCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FIXCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FIXCE_SHIFT)) &amp; CM7_MCM_ISCR_FIXCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIXCE - FPU Inexact Interrupt Enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="gafa8a57a970e6adf2bc032a8b2fb9924e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa8a57a970e6adf2bc032a8b2fb9924e">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FOFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FOFC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FOFC_SHIFT)) &amp; CM7_MCM_ISCR_FOFC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FOFC - FPU Overflow interrupt status 0b0..No interrupt 0b1..Interrupt occured </p>

</div>
</div>
<a id="gaff193b8e6f8ae33998117f124ef02f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff193b8e6f8ae33998117f124ef02f80">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FOFCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FOFCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FOFCE_SHIFT)) &amp; CM7_MCM_ISCR_FOFCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FOFCE - FPU Overflow Interrupt Enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="ga82cc0e4b2ca16cbb81fc0b39d2b7c9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82cc0e4b2ca16cbb81fc0b39d2b7c9ec">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FUFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FUFC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FUFC_SHIFT)) &amp; CM7_MCM_ISCR_FUFC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FUFC - FPU Underflow Interrupt Status 0b0..No interrupt 0b1..Interrupt occured </p>

</div>
</div>
<a id="gaf437aa8e90653eacefb410d37e47e6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf437aa8e90653eacefb410d37e47e6e4">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_FUFCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_FUFCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_FUFCE_SHIFT)) &amp; CM7_MCM_ISCR_FUFCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FUFCE - FPU Underflow Interrupt Enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="ga6fe74f751ed17c40b10785255e2cebdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe74f751ed17c40b10785255e2cebdb">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_WABE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_WABE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_WABE_SHIFT)) &amp; CM7_MCM_ISCR_WABE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WABE - TCM Write Abort Interrupt enable 0b0..Disable interrupt 0b1..Enable interrupt </p>

</div>
</div>
<a id="gab2cc51f668032cf6e10dee47744ecebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2cc51f668032cf6e10dee47744ecebc">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_WABS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_WABS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_WABS_SHIFT)) &amp; CM7_MCM_ISCR_WABS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WABS - Write Abort on Slave 0b0..No abort 0b1..Abort </p>

</div>
</div>
<a id="ga24528a9410e7ded0e2c9d6fe427791ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24528a9410e7ded0e2c9d6fe427791ea">&#9670;&nbsp;</a></span>CM7_MCM_ISCR_WABSO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM7_MCM_ISCR_WABSO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; CM7_MCM_ISCR_WABSO_SHIFT)) &amp; CM7_MCM_ISCR_WABSO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WABSO - Write Abort on Slave Overrun 0b0..No write abort overrun 0b1..Write abort overrun occurred </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
