{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 18:04:55 2015 " "Info: Processing started: Tue Dec 01 18:04:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 472 8 176 488 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_amh.tdf" "" { Text "G:/1/q2/q2/memory/db/cntr_amh.tdf" 161 8 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt32:inst5\|lpm_counter:lpm_counter_component\|cntr_b0j:auto_generated\|safe_q\[2\] memory rom:inst\|altsyncram:altsyncram_component\|altsyncram_9o61:auto_generated\|ram_block1a0~porta_address_reg2 142.49 MHz 7.018 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.49 MHz between source register \"cnt32:inst5\|lpm_counter:lpm_counter_component\|cntr_b0j:auto_generated\|safe_q\[2\]\" and destination memory \"rom:inst\|altsyncram:altsyncram_component\|altsyncram_9o61:auto_generated\|ram_block1a0~porta_address_reg2\" (period= 7.018 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.182 ns + Longest register memory " "Info: + Longest register to memory delay is 2.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt32:inst5\|lpm_counter:lpm_counter_component\|cntr_b0j:auto_generated\|safe_q\[2\] 1 REG LCFF_X19_Y5_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 5; REG Node = 'cnt32:inst5\|lpm_counter:lpm_counter_component\|cntr_b0j:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_b0j.tdf" "" { Text "G:/1/q2/q2/memory/db/cntr_b0j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.176 ns) 2.182 ns rom:inst\|altsyncram:altsyncram_component\|altsyncram_9o61:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X27_Y5 8 " "Info: 2: + IC(2.006 ns) + CELL(0.176 ns) = 2.182 ns; Loc. = M4K_X27_Y5; Fanout = 8; MEM Node = 'rom:inst\|altsyncram:altsyncram_component\|altsyncram_9o61:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_9o61.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_9o61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 8.07 % ) " "Info: Total cell delay = 0.176 ns ( 8.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.006 ns ( 91.93 % ) " "Info: Total interconnect delay = 2.006 ns ( 91.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] {} rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 2.006ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.486 ns - Smallest " "Info: - Smallest clock skew is -4.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.898 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 472 8 176 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 472 8 176 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.835 ns) 2.898 ns rom:inst\|altsyncram:altsyncram_component\|altsyncram_9o61:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X27_Y5 8 " "Info: 3: + IC(0.844 ns) + CELL(0.835 ns) = 2.898 ns; Loc. = M4K_X27_Y5; Fanout = 8; MEM Node = 'rom:inst\|altsyncram:altsyncram_component\|altsyncram_9o61:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { clk~clkctrl rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_9o61.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_9o61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 66.08 % ) " "Info: Total cell delay = 1.915 ns ( 66.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 33.92 % ) " "Info: Total interconnect delay = 0.983 ns ( 33.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.139ns 0.844ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.384 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 472 8 176 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.970 ns) 3.928 ns cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\] 2 REG LCFF_X26_Y9_N23 2 " "Info: 2: + IC(1.878 ns) + CELL(0.970 ns) = 3.928 ns; Loc. = LCFF_X26_Y9_N23; Fanout = 2; REG Node = 'cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/1/q2/q2/memory/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 5.819 ns cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]~clkctrl 3 COMB CLKCTRL_G4 5 " "Info: 3: + IC(1.891 ns) + CELL(0.000 ns) = 5.819 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'cnt24:inst4\|lpm_counter:lpm_counter_component\|cntr_amh:auto_generated\|safe_q\[23\]~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl } "NODE_NAME" } } { "db/cntr_amh.tdf" "" { Text "G:/1/q2/q2/memory/db/cntr_amh.tdf" 161 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.384 ns cnt32:inst5\|lpm_counter:lpm_counter_component\|cntr_b0j:auto_generated\|safe_q\[2\] 4 REG LCFF_X19_Y5_N25 5 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.384 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 5; REG Node = 'cnt32:inst5\|lpm_counter:lpm_counter_component\|cntr_b0j:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_b0j.tdf" "" { Text "G:/1/q2/q2/memory/db/cntr_b0j.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.78 % ) " "Info: Total cell delay = 2.716 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 63.22 % ) " "Info: Total interconnect delay = 4.668 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.384 ns" { clk cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.384 ns" { clk {} clk~combout {} cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] {} cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl {} cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.878ns 1.891ns 0.899ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.139ns 0.844ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.384 ns" { clk cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.384 ns" { clk {} clk~combout {} cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] {} cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl {} cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.878ns 1.891ns 0.899ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_b0j.tdf" "" { Text "G:/1/q2/q2/memory/db/cntr_b0j.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_9o61.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_9o61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] {} rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 2.006ns } { 0.000ns 0.176ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk clk~clkctrl rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { clk {} clk~combout {} clk~clkctrl {} rom:inst|altsyncram:altsyncram_component|altsyncram_9o61:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.139ns 0.844ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.384 ns" { clk cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.384 ns" { clk {} clk~combout {} cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23] {} cnt24:inst4|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[23]~clkctrl {} cnt32:inst5|lpm_counter:lpm_counter_component|cntr_b0j:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.878ns 1.891ns 0.899ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[0\] ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_address_reg0 12.012 ns memory " "Info: tco from clock \"clk\" to destination pin \"led\[0\]\" through memory \"ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.901 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 472 8 176 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 57 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 57; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 472 8 176 488 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.835 ns) 2.901 ns ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y5 8 " "Info: 3: + IC(0.847 ns) + CELL(0.835 ns) = 2.901 ns; Loc. = M4K_X11_Y5; Fanout = 8; MEM Node = 'ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { clk~clkctrl ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 66.01 % ) " "Info: Total cell delay = 1.915 ns ( 66.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 33.99 % ) " "Info: Total interconnect delay = 0.986 ns ( 33.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clk clk~clkctrl ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.847ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_lpa1.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.851 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 8; MEM Node = 'ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_lpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'ram:inst1\|altsyncram:altsyncram_component\|altsyncram_lpa1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lpa1.tdf" "" { Text "G:/1/q2/q2/memory/db/altsyncram_lpa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(3.026 ns) 8.851 ns led\[0\] 3 PIN PIN_N4 0 " "Info: 3: + IC(2.064 ns) + CELL(3.026 ns) = 8.851 ns; Loc. = PIN_N4; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.090 ns" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[0] led[0] } "NODE_NAME" } } { "2memory.bdf" "" { Schematic "G:/1/q2/q2/memory/2memory.bdf" { { 208 832 1008 224 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.787 ns ( 76.68 % ) " "Info: Total cell delay = 6.787 ns ( 76.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 23.32 % ) " "Info: Total interconnect delay = 2.064 ns ( 23.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.851 ns" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[0] led[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.851 ns" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 {} ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[0] {} led[0] {} } { 0.000ns 0.000ns 2.064ns } { 0.000ns 3.761ns 3.026ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { clk clk~clkctrl ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.901 ns" { clk {} clk~combout {} clk~clkctrl {} ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.847ns } { 0.000ns 1.080ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.851 ns" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[0] led[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.851 ns" { ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|ram_block1a0~porta_address_reg0 {} ram:inst1|altsyncram:altsyncram_component|altsyncram_lpa1:auto_generated|q_a[0] {} led[0] {} } { 0.000ns 0.000ns 2.064ns } { 0.000ns 3.761ns 3.026ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 18:04:55 2015 " "Info: Processing ended: Tue Dec 01 18:04:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
