

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Mar 16 21:08:39 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       solution_bram_BRAM
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  104|  104|        15|          6|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1922|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|      31|    159|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|    1234|      4|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1265|   2180|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |matrixmul_mul_32scud_U1  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U4  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U5  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U8  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mux_42_bkb_U0  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U2  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U6  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_urem_4ndEe_U7  |matrixmul_urem_4ndEe  |        0|      0|  31|  31|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|     16|  31| 159|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_293_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_287_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_916_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp7_fu_1098_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_1102_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_17_fu_797_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_18_fu_380_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_19_fu_1123_p2              |     +    |      0|  0|   6|           6|           6|
    |tmp_2_3_fu_1106_p2             |     +    |      0|  0|  16|          32|          32|
    |exitcond_flatten_fu_281_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_299_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_441_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_446_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_436_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_340_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_431_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_334_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_11_fu_391_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_13_fu_417_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_s_fu_363_p2                |    or    |      0|  0|   6|           5|           1|
    |a_row_0_1_fu_631_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_625_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_619_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_612_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_857_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_864_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_878_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_885_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_892_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_822_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_871_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_815_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_829_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_836_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_843_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_850_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_808_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_1002_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_1009_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_1023_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_1030_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_1037_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_967_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_1016_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_960_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_974_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_981_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_988_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_995_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_953_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_504_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_512_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_526_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_533_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_540_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_466_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_519_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_458_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_474_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_481_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_489_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_497_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_451_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_683_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_690_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_703_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_710_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_717_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_650_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_696_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_643_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_657_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_663_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_670_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_677_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_637_p3           |  select  |      0|  0|  32|           1|          32|
    |i_cast1_mid2_v_fu_313_p3       |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_305_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_346_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1922|         214|        1938|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          7|   32|        224|
    |a_1_Addr_A_orig               |  32|          4|   32|        128|
    |a_1_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_263_p4               |   3|          2|    3|          6|
    |i_reg_259                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_252_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_248        |   5|          2|    5|         10|
    |j_phi_fu_274_p4               |   3|          2|    3|          6|
    |j_reg_270                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  95|         36|   92|        415|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_1450                                 |  32|   0|   32|          0|
    |a_row_0_2_fu_88                                    |  32|   0|   32|          0|
    |a_row_0_reg_1337                                   |  32|   0|   32|          0|
    |a_row_1_1_reg_1445                                 |  32|   0|   32|          0|
    |a_row_1_2_fu_92                                    |  32|   0|   32|          0|
    |a_row_1_reg_1355                                   |  32|   0|   32|          0|
    |a_row_2_2_fu_96                                    |  32|   0|   32|          0|
    |a_row_2_reg_1381                                   |  32|   0|   32|          0|
    |a_row_3_1_reg_1435                                 |  32|   0|   32|          0|
    |a_row_3_2_fu_100                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                          |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_i_cast1_mid2_v_reg_1273  |   3|   0|    3|          0|
    |b_copy_0_3_11_fu_104                               |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_112                               |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_116                                |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_108                                |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_120                               |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_128                               |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_132                                |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_124                                |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_136                               |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_144                               |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1342                             |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_148                                |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_140                                |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_152                               |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_160                               |  32|   0|   32|          0|
    |b_copy_3_3_19_reg_1360                             |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_164                                |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_156                                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1254                          |   1|   0|    1|          0|
    |i_cast1_mid2_v_reg_1273                            |   3|   0|    3|          0|
    |i_reg_259                                          |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1258                       |   5|   0|    5|          0|
    |indvar_flatten_reg_248                             |   5|   0|    5|          0|
    |j_1_reg_1470                                       |   3|   0|    3|          0|
    |j_mid2_reg_1263                                    |   3|   0|    3|          0|
    |j_reg_270                                          |   3|   0|    3|          0|
    |sel_tmp2_reg_1396                                  |   1|   0|    1|          0|
    |sel_tmp4_reg_1409                                  |   1|   0|    1|          0|
    |sel_tmp_reg_1386                                   |   1|   0|    1|          0|
    |tmp_2_3_reg_1505                                   |  32|   0|   32|          0|
    |tmp_2_reg_1465                                     |  32|   0|   32|          0|
    |tmp_3_reg_1373                                     |   1|   0|    1|          0|
    |tmp_4_reg_1475                                     |  32|   0|   32|          0|
    |tmp_5_reg_1425                                     |  32|   0|   32|          0|
    |tmp_6_reg_1455                                     |  32|   0|   32|          0|
    |tmp_7_reg_1279                                     |   3|   0|    5|          2|
    |tmp_9_1_reg_1500                                   |  32|   0|   32|          0|
    |tmp_9_2_reg_1485                                   |  32|   0|   32|          0|
    |tmp_9_3_reg_1490                                   |  32|   0|   32|          0|
    |tmp_9_reg_1495                                     |  32|   0|   32|          0|
    |tmp_mid2_reg_1291                                  |   1|   0|    1|          0|
    |tmp_reg_1316                                       |   2|   0|    2|          0|
    |exitcond_flatten_reg_1254                          |   0|   1|    1|          0|
    |j_mid2_reg_1263                                    |   0|   3|    3|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |1234|   4| 1240|          2|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

