Vivado Simulator 2017.3
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/testbench3_8decoder.v" Line 35
