
*** Running vivado
    with args -log system_ttl_gen_axi_v2_0_M00_AXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ttl_gen_axi_v2_0_M00_AXI_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_ttl_gen_axi_v2_0_M00_AXI_0_0.tcl -notrace
Command: synth_design -top system_ttl_gen_axi_v2_0_M00_AXI_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 465 
WARNING: [Synth 8-1082] last_read was previously declared with a range [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:174]
WARNING: [Synth 8-976] last_read has already been declared [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:174]
WARNING: [Synth 8-2654] second declaration of last_read ignored [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:174]
INFO: [Synth 8-994] last_read is declared here [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ttl_gen_axi_v2_0_M00_AXI with formal parameter declaration list [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:122]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1368.773 ; gain = 94.277 ; free physical = 1423 ; free virtual = 35181
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ttl_gen_axi_v2_0_M00_AXI_0_0' [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_ttl_gen_axi_v2_0_M00_AXI_0_0/synth/system_ttl_gen_axi_v2_0_M00_AXI_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ttl_gen_axi_v2_0_M00_AXI' [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:3]
	Parameter LOG2_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 2 - type: integer 
	Parameter IDLE_STATE bound to: 2'b00 
	Parameter ARM_STATE bound to: 2'b01 
	Parameter TRIGGERED_STATE bound to: 2'b10 
	Parameter ERROR_STATE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element out_reg_reg was removed.  [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:332]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register state_reg_reg in module ttl_gen_axi_v2_0_M00_AXI. [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:331]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register state_reg_reg in module ttl_gen_axi_v2_0_M00_AXI. [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:331]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register state_reg_reg in module ttl_gen_axi_v2_0_M00_AXI. [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:331]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register state_reg_reg in module ttl_gen_axi_v2_0_M00_AXI. [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:331]
WARNING: [Synth 8-3848] Net v_out in module/entity ttl_gen_axi_v2_0_M00_AXI does not have driver. [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:36]
INFO: [Synth 8-256] done synthesizing module 'ttl_gen_axi_v2_0_M00_AXI' (1#1) [/home/golfit/git/rp/rp-ttl-gen/ip_repo/ttl_gen_axi_2.0/hdl/ttl_gen_axi_v2_0_M00_AXI.v:3]
INFO: [Synth 8-256] done synthesizing module 'system_ttl_gen_axi_v2_0_M00_AXI_0_0' (2#1) [/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.srcs/sources_1/bd/system/ip/system_ttl_gen_axi_v2_0_M00_AXI_0_0/synth/system_ttl_gen_axi_v2_0_M00_AXI_0_0.v:57]
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port v_out
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port init_val
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_AWREADY
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_WREADY
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design ttl_gen_axi_v2_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.039 ; gain = 122.543 ; free physical = 1442 ; free virtual = 35200
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.039 ; gain = 122.543 ; free physical = 1434 ; free virtual = 35202
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1715.660 ; gain = 0.000 ; free physical = 1193 ; free virtual = 34951
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.664 ; gain = 441.168 ; free physical = 1271 ; free virtual = 35030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.664 ; gain = 441.168 ; free physical = 1271 ; free virtual = 35030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.664 ; gain = 441.168 ; free physical = 1273 ; free virtual = 35032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.664 ; gain = 441.168 ; free physical = 1266 ; free virtual = 35024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ttl_gen_axi_v2_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[31] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[30] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[29] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[28] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[27] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[26] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[25] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[24] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[23] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[22] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[21] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[20] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[19] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[18] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[17] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[16] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[15] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[14] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[13] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[12] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[11] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[10] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[9] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[8] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[7] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[6] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[5] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[4] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[3] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[2] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[1] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWADDR[0] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWPROT[2] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWPROT[1] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWPROT[0] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_AWVALID driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[31] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[30] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[29] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[28] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[27] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[26] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[25] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[24] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[23] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[22] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[21] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[20] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[19] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[18] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[17] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[16] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[15] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[14] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[13] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[12] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[11] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[10] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[9] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[8] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[7] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[6] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[5] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[4] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[3] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[2] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[1] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WDATA[0] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WSTRB[3] driven by constant 1
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WSTRB[2] driven by constant 1
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WSTRB[1] driven by constant 1
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WSTRB[0] driven by constant 1
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_WVALID driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_BREADY driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_ARPROT[2] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_ARPROT[1] driven by constant 0
INFO: [Synth 8-3917] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has port M_AXI_ARPROT[0] driven by constant 1
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port v_out
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port init_val
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_AWREADY
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_WREADY
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design system_ttl_gen_axi_v2_0_M00_AXI_0_0 has unconnected port M_AXI_RRESP[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/state_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[0]' (FDE) to 'inst/clk_cntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[1]' (FDE) to 'inst/clk_cntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[0]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[1]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[2]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[3]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[4]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[5]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[6]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[7]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[8]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[9]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[10]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[11]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[12]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[13]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[14]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[15]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[16]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[17]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[18]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[19]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[20]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[21]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[22]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[23]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[24]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[25]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[26]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[27]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[28]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[29]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[30]' (FDE) to 'inst/cycle_cntr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cycle_cntr_reg[31]' (FDE) to 'inst/error_flag_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[2]' (FDE) to 'inst/clk_cntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[3]' (FDE) to 'inst/clk_cntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[4]' (FDE) to 'inst/clk_cntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[5]' (FDE) to 'inst/clk_cntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[6]' (FDE) to 'inst/clk_cntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[7]' (FDE) to 'inst/clk_cntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[8]' (FDE) to 'inst/clk_cntr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[9]' (FDE) to 'inst/clk_cntr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[10]' (FDE) to 'inst/clk_cntr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[11]' (FDE) to 'inst/clk_cntr_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[12]' (FDE) to 'inst/clk_cntr_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[13]' (FDE) to 'inst/clk_cntr_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[14]' (FDE) to 'inst/clk_cntr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[15]' (FDE) to 'inst/clk_cntr_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[16]' (FDE) to 'inst/clk_cntr_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[17]' (FDE) to 'inst/clk_cntr_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[18]' (FDE) to 'inst/clk_cntr_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[19]' (FDE) to 'inst/clk_cntr_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[20]' (FDE) to 'inst/clk_cntr_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[21]' (FDE) to 'inst/clk_cntr_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[22]' (FDE) to 'inst/clk_cntr_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[23]' (FDE) to 'inst/clk_cntr_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[24]' (FDE) to 'inst/clk_cntr_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[25]' (FDE) to 'inst/clk_cntr_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[26]' (FDE) to 'inst/clk_cntr_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[27]' (FDE) to 'inst/clk_cntr_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[28]' (FDE) to 'inst/clk_cntr_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[29]' (FDE) to 'inst/clk_cntr_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/clk_cntr_reg[30]' (FDE) to 'inst/clk_cntr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clk_cntr_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[0]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[1]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[2]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[3]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[4]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[6]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[7]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[8]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[9]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[10]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[11]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[12]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[13]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[14]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[15]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[16]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[17]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[18]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[19]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[20]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[21]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[22]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[23]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[24]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[25]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[26]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[27]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[28]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[29]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_araddr_reg[30]' (FDE) to 'inst/axi_araddr_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_araddr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/error_flag_reg_reg )
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[31]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[30]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[29]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[28]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[27]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[26]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[25]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[24]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[23]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[22]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[21]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[20]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[19]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[18]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[17]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[16]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[15]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[14]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[13]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[12]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[11]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[10]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[9]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[8]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[7]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[6]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[5]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[4]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[3]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[2]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[1]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_reps_reg_reg[0]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[31]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[30]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[29]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[28]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[27]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[26]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[25]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[24]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[23]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[22]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[21]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[20]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[19]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[18]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[17]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[16]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[15]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[14]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[13]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[12]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[11]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[10]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[9]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[8]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[7]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[6]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[5]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[4]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[3]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[2]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[1]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/num_cycles_reg_reg[0]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/state_reg_reg[1]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[31]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[30]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[29]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[28]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[27]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[26]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[25]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[24]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[23]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[22]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[21]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[20]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[19]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[18]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[17]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[16]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[15]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[14]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[13]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[12]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[11]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[10]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[9]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[8]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[7]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[6]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[5]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[4]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[3]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[2]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[1]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/next_wait_reg[0]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/first_wait_reg[31]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/first_wait_reg[30]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (inst/first_wait_reg[29]) is unused and will be removed from module system_ttl_gen_axi_v2_0_M00_AXI_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1257 ; free virtual = 35015
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1127 ; free virtual = 34886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1127 ; free virtual = 34886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34885
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     6|
|2     |LUT4 |    10|
|3     |LUT5 |     1|
|4     |LUT6 |     4|
|5     |FDRE |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------------------+------+
|      |Instance |Module                   |Cells |
+------+---------+-------------------------+------+
|1     |top      |                         |    33|
|2     |  inst   |ttl_gen_axi_v2_0_M00_AXI |    33|
+------+---------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1126 ; free virtual = 34884
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1715.672 ; gain = 122.555 ; free physical = 1183 ; free virtual = 34941
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1715.672 ; gain = 441.176 ; free physical = 1190 ; free virtual = 34949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
289 Infos, 24 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1715.672 ; gain = 454.543 ; free physical = 1174 ; free virtual = 34933
INFO: [Common 17-1381] The checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/system_ttl_gen_axi_v2_0_M00_AXI_0_0_synth_1/system_ttl_gen_axi_v2_0_M00_AXI_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/golfit/git/rp/rp-ttl-gen/rp-ttl-gen/rp-ttl-gen.runs/system_ttl_gen_axi_v2_0_M00_AXI_0_0_synth_1/system_ttl_gen_axi_v2_0_M00_AXI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ttl_gen_axi_v2_0_M00_AXI_0_0_utilization_synth.rpt -pb system_ttl_gen_axi_v2_0_M00_AXI_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1739.680 ; gain = 0.000 ; free physical = 1173 ; free virtual = 34931
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 22:19:53 2018...
