--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml add_sub_on_board.twx add_sub_on_board.ncd -o
add_sub_on_board.twr add_sub_on_board.pcf -ucf BasysRevEGeneral.ucf

Design file:              add_sub_on_board.ncd
Physical constraint file: add_sub_on_board.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_byte<0>  |    0.220(R)|    0.919(R)|clock_BUFGP       |   0.000|
in_byte<1>  |    0.618(R)|    0.601(R)|clock_BUFGP       |   0.000|
in_byte<2>  |    0.081(R)|    1.369(R)|clock_BUFGP       |   0.000|
in_byte<3>  |    0.846(R)|    1.034(R)|clock_BUFGP       |   0.000|
in_byte<4>  |    0.349(R)|    1.156(R)|clock_BUFGP       |   0.000|
in_byte<5>  |    0.755(R)|    0.730(R)|clock_BUFGP       |   0.000|
in_byte<6>  |    0.643(R)|    1.173(R)|clock_BUFGP       |   0.000|
in_byte<7>  |    0.813(R)|    0.609(R)|clock_BUFGP       |   0.000|
load_a      |    1.464(R)|    0.702(R)|clock_BUFGP       |   0.000|
load_b      |    2.362(R)|    1.247(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |    8.860(R)|clock_BUFGP       |   0.000|
anodes<1>   |    8.602(R)|clock_BUFGP       |   0.000|
cathodes<0> |   20.652(R)|clock_BUFGP       |   0.000|
cathodes<1> |   21.075(R)|clock_BUFGP       |   0.000|
cathodes<2> |   21.380(R)|clock_BUFGP       |   0.000|
cathodes<3> |   20.390(R)|clock_BUFGP       |   0.000|
cathodes<4> |   20.143(R)|clock_BUFGP       |   0.000|
cathodes<5> |   21.078(R)|clock_BUFGP       |   0.000|
cathodes<6> |   21.379(R)|clock_BUFGP       |   0.000|
overflow    |   15.683(R)|clock_BUFGP       |   0.000|
underflow   |   15.667(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.670|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
add_sub_n      |cathodes<0>    |   19.034|
add_sub_n      |cathodes<1>    |   19.457|
add_sub_n      |cathodes<2>    |   19.762|
add_sub_n      |cathodes<3>    |   18.772|
add_sub_n      |cathodes<4>    |   18.525|
add_sub_n      |cathodes<5>    |   19.460|
add_sub_n      |cathodes<6>    |   19.761|
add_sub_n      |overflow       |   14.069|
add_sub_n      |underflow      |   14.053|
load_a         |cathodes<0>    |   10.045|
load_a         |cathodes<1>    |   10.468|
load_a         |cathodes<2>    |   10.773|
load_a         |cathodes<3>    |    9.783|
load_a         |cathodes<4>    |    9.536|
load_a         |cathodes<5>    |   10.471|
load_a         |cathodes<6>    |   10.772|
load_b         |cathodes<0>    |   11.891|
load_b         |cathodes<1>    |   12.314|
load_b         |cathodes<2>    |   12.619|
load_b         |cathodes<3>    |   11.629|
load_b         |cathodes<4>    |   11.382|
load_b         |cathodes<5>    |   12.317|
load_b         |cathodes<6>    |   12.618|
---------------+---------------+---------+


Analysis completed Fri Nov 24 16:26:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 108 MB



