`timescale 1ns / 1ps

module regFile(
    input clk,
    input reset,
    input rg_wrt_en,
    input [4:0] rg_wrt_addr,
    input [4:0] rg_rd_addr1,
    input [4:0] rg_rd_addr2,
    input [31:0] rg_wrt_data,
    output wire [31:0] rg_rd_data1,
    output wire [31:0] rg_rd_data2
);

reg [31:0] register_file [31:0];
integer i;

always @(posedge clk or posedge reset) begin
    if (reset) begin
        for (i = 0; i < 32; i = i + 1)
            register_file[i] <= 32'b0;
    end
    else if (rg_wrt_en && (rg_wrt_addr != 0)) begin
        register_file[rg_wrt_addr] <= rg_wrt_data;
    end
end

assign rg_rd_data1 = (rg_rd_addr1 === 5'bx) ? 32'b0 : register_file[rg_rd_addr1];
assign rg_rd_data2 = (rg_rd_addr2 === 5'bx) ? 32'b0 : register_file[rg_rd_addr2];

endmodule // regFile