Simulator report for Proj_Hardware
Fri May 17 19:35:49 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM
  6. |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM
  7. |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM
  8. |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM
  9. Coverage Summary
 10. Complete 1/0-Value Coverage
 11. Missing 1-Value Coverage
 12. Missing 0-Value Coverage
 13. Simulator INI Usage
 14. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 3077 nodes   ;
; Simulation Coverage         ;      19.07 % ;
; Total Number of Transitions ; 7437         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Timing       ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; CPUWForm.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------------------------+
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.07 % ;
; Total nodes checked                                 ; 3077         ;
; Total output ports checked                          ; 3125         ;
; Total output ports with complete 1/0-value coverage ; 596          ;
; Total output ports with no 1/0-value coverage       ; 2453         ;
; Total output ports with no 1-value coverage         ; 2454         ;
; Total output ports with no 0-value coverage         ; 2528         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |VCPU|Registrador:PC|Saida[2]                                                                                            ; |VCPU|Registrador:PC|Saida[2]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[3]                                                                                            ; |VCPU|Registrador:PC|Saida[3]                                                                                      ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[1]                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[1]                                                                          ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]                                                                          ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[1]                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[1]                                                                          ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[2]                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[2]                                                                          ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[0]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[1]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[2]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[3]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[3]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[4]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[4]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[5]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[5]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|state[6]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|state[6]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[1]                                                                            ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]                                                                            ; regout           ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[0]            ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[1]            ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[2]            ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[3]            ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[5]            ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4]   ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[5] ; portadataout5    ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[3]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[3]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|RegDst[1]                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|RegDst[1]                                                                           ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~17                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~17                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux16~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux16~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux13~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux13~4                                                                             ; combout          ;
; |VCPU|Memoria:Mem|Add6~9                                                                                                 ; |VCPU|Memoria:Mem|Add6~9                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~13                                                                                                ; |VCPU|Memoria:Mem|Add6~13                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~9                                                                                                 ; |VCPU|Memoria:Mem|Add4~9                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~13                                                                                                ; |VCPU|Memoria:Mem|Add4~13                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~5                                                                                                 ; |VCPU|Memoria:Mem|Add5~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~9                                                                                                 ; |VCPU|Memoria:Mem|Add5~9                                                                                           ; sumout           ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~69                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~69                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~73                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~73                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCWrite                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|PCWrite                                                                             ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[3]                                                                                   ; regout           ;
; |VCPU|Registrador:MDR|Saida[0]                                                                                           ; |VCPU|Registrador:MDR|Saida[0]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[1]                                                                                           ; |VCPU|Registrador:MDR|Saida[1]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[2]                                                                                           ; |VCPU|Registrador:MDR|Saida[2]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[3]                                                                                           ; |VCPU|Registrador:MDR|Saida[3]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[5]                                                                                           ; |VCPU|Registrador:MDR|Saida[5]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[11]                                                                                          ; |VCPU|Registrador:MDR|Saida[11]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[12]                                                                                          ; |VCPU|Registrador:MDR|Saida[12]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[16]                                                                                          ; |VCPU|Registrador:MDR|Saida[16]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[17]                                                                                          ; |VCPU|Registrador:MDR|Saida[17]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[21]                                                                                          ; |VCPU|Registrador:MDR|Saida[21]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[22]                                                                                          ; |VCPU|Registrador:MDR|Saida[22]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[29]                                                                                          ; |VCPU|Registrador:MDR|Saida[29]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[0]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~0                                                                                        ; |VCPU|Banco_reg:registers|Mux31~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux31~4                                                                                        ; |VCPU|Banco_reg:registers|Mux31~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux31~10                                                                                       ; |VCPU|Banco_reg:registers|Mux31~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux30~10                                                                                       ; |VCPU|Banco_reg:registers|Mux30~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg3[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~0                                                                                        ; |VCPU|Banco_reg:registers|Mux29~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux29~4                                                                                        ; |VCPU|Banco_reg:registers|Mux29~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux29~10                                                                                       ; |VCPU|Banco_reg:registers|Mux29~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux28~10                                                                                       ; |VCPU|Banco_reg:registers|Mux28~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~0                                                                                        ; |VCPU|Banco_reg:registers|Mux63~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~4                                                                                        ; |VCPU|Banco_reg:registers|Mux63~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~10                                                                                       ; |VCPU|Banco_reg:registers|Mux63~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~10                                                                                       ; |VCPU|Banco_reg:registers|Mux62~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~0                                                                                        ; |VCPU|Banco_reg:registers|Mux61~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~4                                                                                        ; |VCPU|Banco_reg:registers|Mux61~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~10                                                                                       ; |VCPU|Banco_reg:registers|Mux61~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~10                                                                                       ; |VCPU|Banco_reg:registers|Mux60~10                                                                                 ; combout          ;
; |VCPU|Instr_Reg:IR|Instr15_0[0]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[0]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[1]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[1]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[2]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[2]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[3]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[3]                                                                                    ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[0]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[0]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[1]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[1]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[2]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[2]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[3]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[3]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[4]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[4]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[5]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[5]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[7]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[7]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[13]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[13]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[14]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[14]                                                                              ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~5                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~5                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IRWrite                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IRWrite                                                                             ; regout           ;
; |VCPU|Ula32:ALU|Mux31~0                                                                                                  ; |VCPU|Ula32:ALU|Mux31~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[0]~0                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[0]~0                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~0                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~0                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux30~0                                                                                                  ; |VCPU|Ula32:ALU|Mux30~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[1]~1                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[1]~1                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~1                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~1                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[0]~2                                                                                          ; |VCPU|Ula32:ALU|carry_temp[0]~2                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux62~0                                                                                                  ; |VCPU|Ula32:ALU|Mux62~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[1]~3                                                                                          ; |VCPU|Ula32:ALU|carry_temp[1]~3                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux29~0                                                                                                  ; |VCPU|Ula32:ALU|Mux29~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[2]~2                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[2]~2                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux61~0                                                                                                  ; |VCPU|Ula32:ALU|Mux61~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~4                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~4                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux28~0                                                                                                  ; |VCPU|Ula32:ALU|Mux28~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[3]~3                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[3]~3                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~5                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[2]~6                                                                                          ; |VCPU|Ula32:ALU|carry_temp[2]~6                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux60~0                                                                                                  ; |VCPU|Ula32:ALU|Mux60~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~7                                                                                          ; |VCPU|Ula32:ALU|carry_temp[3]~7                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux27~0                                                                                                  ; |VCPU|Ula32:ALU|Mux27~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[4]~4                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[4]~4                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux59~0                                                                                                  ; |VCPU|Ula32:ALU|Mux59~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[4]~8                                                                                          ; |VCPU|Ula32:ALU|carry_temp[4]~8                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux26~0                                                                                                  ; |VCPU|Ula32:ALU|Mux26~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[5]~5                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[5]~5                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux58~0                                                                                                  ; |VCPU|Ula32:ALU|Mux58~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~9                                                                                          ; |VCPU|Ula32:ALU|carry_temp[5]~9                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux25~0                                                                                                  ; |VCPU|Ula32:ALU|Mux25~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[6]~6                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[6]~6                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux57~0                                                                                                  ; |VCPU|Ula32:ALU|Mux57~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[7]~0                                                                                           ; |VCPU|Ula32:ALU|soma_temp[7]~0                                                                                     ; combout          ;
; |VCPU|Ula32:ALU|Mux24~1                                                                                                  ; |VCPU|Ula32:ALU|Mux24~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[7]~7                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[7]~7                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~10                                                                                         ; |VCPU|Ula32:ALU|carry_temp[7]~10                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux23~0                                                                                                  ; |VCPU|Ula32:ALU|Mux23~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[8]~8                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[8]~8                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux55~0                                                                                                  ; |VCPU|Ula32:ALU|Mux55~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux54~0                                                                                                  ; |VCPU|Ula32:ALU|Mux54~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[9]~1                                                                                           ; |VCPU|Ula32:ALU|soma_temp[9]~1                                                                                     ; combout          ;
; |VCPU|Ula32:ALU|Mux22~1                                                                                                  ; |VCPU|Ula32:ALU|Mux22~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[9]~9                                                                                        ; |VCPU|mux_pcSrc:pcSrcMux|out[9]~9                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[9]~11                                                                                         ; |VCPU|Ula32:ALU|carry_temp[9]~11                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[10]~2                                                                                          ; |VCPU|Ula32:ALU|soma_temp[10]~2                                                                                    ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[10]~12                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[10]~12                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux53~0                                                                                                  ; |VCPU|Ula32:ALU|Mux53~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux52~0                                                                                                  ; |VCPU|Ula32:ALU|Mux52~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[11]~3                                                                                          ; |VCPU|Ula32:ALU|soma_temp[11]~3                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux20~1                                                                                                  ; |VCPU|Ula32:ALU|Mux20~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[11]~13                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[11]~13                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[11]~12                                                                                        ; |VCPU|Ula32:ALU|carry_temp[11]~12                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[12]~4                                                                                          ; |VCPU|Ula32:ALU|soma_temp[12]~4                                                                                    ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[12]~15                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[12]~15                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux51~0                                                                                                  ; |VCPU|Ula32:ALU|Mux51~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux50~0                                                                                                  ; |VCPU|Ula32:ALU|Mux50~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[13]~5                                                                                          ; |VCPU|Ula32:ALU|soma_temp[13]~5                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux18~1                                                                                                  ; |VCPU|Ula32:ALU|Mux18~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[13]~16                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[13]~16                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[13]~13                                                                                        ; |VCPU|Ula32:ALU|carry_temp[13]~13                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[14]~6                                                                                          ; |VCPU|Ula32:ALU|soma_temp[14]~6                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux17~0                                                                                                  ; |VCPU|Ula32:ALU|Mux17~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[14]~18                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[14]~18                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux49~0                                                                                                  ; |VCPU|Ula32:ALU|Mux49~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux48~0                                                                                                  ; |VCPU|Ula32:ALU|Mux48~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[15]~7                                                                                          ; |VCPU|Ula32:ALU|soma_temp[15]~7                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux16~1                                                                                                  ; |VCPU|Ula32:ALU|Mux16~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[15]~19                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[15]~19                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[15]~14                                                                                        ; |VCPU|Ula32:ALU|carry_temp[15]~14                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[16]~8                                                                                          ; |VCPU|Ula32:ALU|soma_temp[16]~8                                                                                    ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[16]~21                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[16]~21                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux47~0                                                                                                  ; |VCPU|Ula32:ALU|Mux47~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux46~0                                                                                                  ; |VCPU|Ula32:ALU|Mux46~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[17]~9                                                                                          ; |VCPU|Ula32:ALU|soma_temp[17]~9                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux14~1                                                                                                  ; |VCPU|Ula32:ALU|Mux14~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[17]~23                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[17]~23                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[17]~15                                                                                        ; |VCPU|Ula32:ALU|carry_temp[17]~15                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[18]~10                                                                                         ; |VCPU|Ula32:ALU|soma_temp[18]~10                                                                                   ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[18]~25                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[18]~25                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux45~0                                                                                                  ; |VCPU|Ula32:ALU|Mux45~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux44~0                                                                                                  ; |VCPU|Ula32:ALU|Mux44~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[19]~11                                                                                         ; |VCPU|Ula32:ALU|soma_temp[19]~11                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux12~1                                                                                                  ; |VCPU|Ula32:ALU|Mux12~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[19]~27                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[19]~27                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[19]~16                                                                                        ; |VCPU|Ula32:ALU|carry_temp[19]~16                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[20]~12                                                                                         ; |VCPU|Ula32:ALU|soma_temp[20]~12                                                                                   ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[20]~29                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[20]~29                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux43~0                                                                                                  ; |VCPU|Ula32:ALU|Mux43~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux42~0                                                                                                  ; |VCPU|Ula32:ALU|Mux42~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[21]~13                                                                                         ; |VCPU|Ula32:ALU|soma_temp[21]~13                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux10~1                                                                                                  ; |VCPU|Ula32:ALU|Mux10~1                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[21]~31                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[21]~31                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[21]~17                                                                                        ; |VCPU|Ula32:ALU|carry_temp[21]~17                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[22]~14                                                                                         ; |VCPU|Ula32:ALU|soma_temp[22]~14                                                                                   ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[22]~33                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[22]~33                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux41~0                                                                                                  ; |VCPU|Ula32:ALU|Mux41~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux40~0                                                                                                  ; |VCPU|Ula32:ALU|Mux40~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[23]~15                                                                                         ; |VCPU|Ula32:ALU|soma_temp[23]~15                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux8~1                                                                                                   ; |VCPU|Ula32:ALU|Mux8~1                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[23]~35                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[23]~35                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[23]~18                                                                                        ; |VCPU|Ula32:ALU|carry_temp[23]~18                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[24]~16                                                                                         ; |VCPU|Ula32:ALU|soma_temp[24]~16                                                                                   ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[24]~37                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[24]~37                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux39~0                                                                                                  ; |VCPU|Ula32:ALU|Mux39~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux38~0                                                                                                  ; |VCPU|Ula32:ALU|Mux38~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[25]~17                                                                                         ; |VCPU|Ula32:ALU|soma_temp[25]~17                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux6~1                                                                                                   ; |VCPU|Ula32:ALU|Mux6~1                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[25]~39                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[25]~39                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[25]~19                                                                                        ; |VCPU|Ula32:ALU|carry_temp[25]~19                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[26]~18                                                                                         ; |VCPU|Ula32:ALU|soma_temp[26]~18                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux5~0                                                                                                   ; |VCPU|Ula32:ALU|Mux5~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[26]~41                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[26]~41                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux37~0                                                                                                  ; |VCPU|Ula32:ALU|Mux37~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux36~0                                                                                                  ; |VCPU|Ula32:ALU|Mux36~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[27]~19                                                                                         ; |VCPU|Ula32:ALU|soma_temp[27]~19                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux4~1                                                                                                   ; |VCPU|Ula32:ALU|Mux4~1                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[27]~43                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[27]~43                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[27]~20                                                                                        ; |VCPU|Ula32:ALU|carry_temp[27]~20                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[28]~20                                                                                         ; |VCPU|Ula32:ALU|soma_temp[28]~20                                                                                   ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[28]~45                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[28]~45                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux35~0                                                                                                  ; |VCPU|Ula32:ALU|Mux35~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux34~0                                                                                                  ; |VCPU|Ula32:ALU|Mux34~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[29]~21                                                                                         ; |VCPU|Ula32:ALU|soma_temp[29]~21                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux2~0                                                                                                   ; |VCPU|Ula32:ALU|Mux2~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux2~1                                                                                                   ; |VCPU|Ula32:ALU|Mux2~1                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[29]~47                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[29]~47                                                                                ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[29]~21                                                                                        ; |VCPU|Ula32:ALU|carry_temp[29]~21                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Mux33~0                                                                                                  ; |VCPU|Ula32:ALU|Mux33~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[30]~22                                                                                         ; |VCPU|Ula32:ALU|soma_temp[30]~22                                                                                   ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[30]~49                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[30]~49                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux32~0                                                                                                  ; |VCPU|Ula32:ALU|Mux32~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|soma_temp[31]~23                                                                                         ; |VCPU|Ula32:ALU|soma_temp[31]~23                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux0~1                                                                                                   ; |VCPU|Ula32:ALU|Mux0~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux0~2                                                                                                   ; |VCPU|Ula32:ALU|Mux0~2                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[31]~51                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[31]~51                                                                                ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux0~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux0~0                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux1~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux1~0                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux2~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux2~0                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux3~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux3~0                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux4~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux4~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux0~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux0~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux1~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux1~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux2~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux2~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux3~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux3~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux4~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux4~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux5~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux5~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux7~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux7~0                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux13~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux13~0                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux14~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux14~0                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux18~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux18~0                                                                                     ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[0]~0                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[0]~0                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[0]~1                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[0]~1                                                                            ; combout          ;
; |VCPU|mux_regDst:RegDSTMux|out[0]~0                                                                                      ; |VCPU|mux_regDst:RegDSTMux|out[0]~0                                                                                ; combout          ;
; |VCPU|mux_regDst:RegDSTMux|out[2]~1                                                                                      ; |VCPU|mux_regDst:RegDSTMux|out[2]~1                                                                                ; combout          ;
; |VCPU|mux_regDst:RegDSTMux|out[3]~2                                                                                      ; |VCPU|mux_regDst:RegDSTMux|out[3]~2                                                                                ; combout          ;
; |VCPU|mux_regDst:RegDSTMux|out[4]~3                                                                                      ; |VCPU|mux_regDst:RegDSTMux|out[4]~3                                                                                ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|RegWrite                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|RegWrite                                                                            ; regout           ;
; |VCPU|Banco_reg:registers|Mux95~2                                                                                        ; |VCPU|Banco_reg:registers|Mux95~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~3                                                                                        ; |VCPU|Banco_reg:registers|Mux95~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~15                                                                                       ; |VCPU|Banco_reg:registers|Mux95~15                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~17                                                                                       ; |VCPU|Banco_reg:registers|Mux95~17                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~19                                                                                       ; |VCPU|Banco_reg:registers|Mux95~19                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~24                                                                                       ; |VCPU|Banco_reg:registers|Mux95~24                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~27                                                                                       ; |VCPU|Banco_reg:registers|Mux95~27                                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[1]~6                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[1]~6                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[1]~7                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[1]~7                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[2]~9                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[2]~9                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[2]~10                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[2]~10                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[2]~11                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[2]~11                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[2]~12                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[2]~12                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[3]~13                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[3]~13                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[3]~14                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[3]~14                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[4]~15                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[4]~15                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[4]~16                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[4]~16                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[5]~17                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[5]~17                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~22                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[7]~22                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[13]~35                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[13]~35                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[13]~36                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[13]~36                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[14]~37                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[14]~37                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[14]~38                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[14]~38                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~41                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~41                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector16~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector16~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector15~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector15~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector19~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector19~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[2]~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[2]~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcB[0]~2                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector18~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector18~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector17~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector17~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOutWrite                                                                               ; |VCPU|UnidadeControle:CtrlUnit|ALUOutWrite                                                                         ; regout           ;
; |VCPU|Ula32:ALU|Mux21~1                                                                                                  ; |VCPU|Ula32:ALU|Mux21~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux19~1                                                                                                  ; |VCPU|Ula32:ALU|Mux19~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux17~1                                                                                                  ; |VCPU|Ula32:ALU|Mux17~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux15~1                                                                                                  ; |VCPU|Ula32:ALU|Mux15~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux13~1                                                                                                  ; |VCPU|Ula32:ALU|Mux13~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux11~1                                                                                                  ; |VCPU|Ula32:ALU|Mux11~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux9~1                                                                                                   ; |VCPU|Ula32:ALU|Mux9~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux7~1                                                                                                   ; |VCPU|Ula32:ALU|Mux7~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux5~1                                                                                                   ; |VCPU|Ula32:ALU|Mux5~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux3~1                                                                                                   ; |VCPU|Ula32:ALU|Mux3~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux1~1                                                                                                   ; |VCPU|Ula32:ALU|Mux1~1                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[30]~22                                                                                        ; |VCPU|Ula32:ALU|carry_temp[30]~22                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[31]~23                                                                                        ; |VCPU|Ula32:ALU|carry_temp[31]~23                                                                                  ; combout          ;
; |VCPU|Ula32:ALU|Maior~0                                                                                                  ; |VCPU|Ula32:ALU|Maior~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~1                                                                                                  ; |VCPU|Ula32:ALU|Maior~1                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~2                                                                                                  ; |VCPU|Ula32:ALU|Maior~2                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~3                                                                                                  ; |VCPU|Ula32:ALU|Maior~3                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~4                                                                                                  ; |VCPU|Ula32:ALU|Maior~4                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~5                                                                                                  ; |VCPU|Ula32:ALU|Maior~5                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~6                                                                                                  ; |VCPU|Ula32:ALU|Maior~6                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~7                                                                                                  ; |VCPU|Ula32:ALU|Maior~7                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~8                                                                                                  ; |VCPU|Ula32:ALU|Maior~8                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~9                                                                                                  ; |VCPU|Ula32:ALU|Maior~9                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~10                                                                                                 ; |VCPU|Ula32:ALU|Maior~10                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~11                                                                                                 ; |VCPU|Ula32:ALU|Maior~11                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector12~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector12~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~2                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Equal0~0                                                                                                 ; |VCPU|Ula32:ALU|Equal0~0                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~1                                                                                                 ; |VCPU|Ula32:ALU|Equal0~1                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~2                                                                                                 ; |VCPU|Ula32:ALU|Equal0~2                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~3                                                                                                 ; |VCPU|Ula32:ALU|Equal0~3                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~4                                                                                                 ; |VCPU|Ula32:ALU|Equal0~4                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~5                                                                                                 ; |VCPU|Ula32:ALU|Equal0~5                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Equal0~6                                                                                                 ; |VCPU|Ula32:ALU|Equal0~6                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~3                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~3                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~5                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~5                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Maior~12                                                                                                 ; |VCPU|Ula32:ALU|Maior~12                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~6                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~6                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~7                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~7                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~9                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~9                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~10                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~10                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~11                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~11                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~12                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~12                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux5~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux5~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~2                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~3                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~3                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux11~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux11~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~13                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~13                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~15                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~15                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~16                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~16                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~21                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~21                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~22                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~22                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~23                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~23                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~25                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~25                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~26                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~26                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~27                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~27                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~28                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~28                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~29                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~29                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~30                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~30                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~31                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~31                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~32                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~32                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~33                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~33                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~34                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~34                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux9~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux9~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~36                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~36                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~37                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~37                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~38                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~38                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~39                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~39                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~40                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~40                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~41                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~41                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~42                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~42                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~43                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~43                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux2~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux2~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~44                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~44                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~45                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~45                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~46                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~46                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~47                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~47                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~48                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~48                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~49                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~49                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~50                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~50                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~1                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~1                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~51                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~51                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~52                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~52                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~53                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~53                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~54                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~54                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~55                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~55                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~56                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~56                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux6~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux6~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux6~2                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux6~2                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~57                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~57                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~58                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~58                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~59                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~59                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~60                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~60                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~61                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~61                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~62                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~62                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~63                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~63                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~64                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~64                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux12~2                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux12~2                                                                             ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[2]~2                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[2]~2                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[3]~3                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[3]~3                                                                                    ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IRWrite~0                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IRWrite~0                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IRWrite~1                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IRWrite~1                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]~0                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]~0                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]~1                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]~1                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector31~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector31~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector20~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector20~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector21~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector21~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector22~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector22~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MDRWrite~0                                                                                ; |VCPU|UnidadeControle:CtrlUnit|MDRWrite~0                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|AWrite                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|AWrite                                                                              ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|USExt~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|USExt~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector7~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector7~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~0                                                                             ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~0                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~1                                                                             ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~1                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~2                                                                             ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~2                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~3                                                                             ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~3                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~4                                                                             ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]~4                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector6~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector6~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector5~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector5~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector4~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector4~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector3~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector3~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector2~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector2~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector8~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector8~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]~0                                                                                ; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]~0                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector0~6                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector0~6                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~0                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~0                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~1                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~1                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~2                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~2                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~3                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~3                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector1~4                                                                               ; |VCPU|UnidadeControle:CtrlUnit|Selector1~4                                                                         ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector26~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector26~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~0                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~0                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR~1                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|MemWR~1                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|AWrite~0                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|AWrite~0                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|AWrite~1                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|AWrite~1                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[1]~24                                                                                         ; |VCPU|Ula32:ALU|carry_temp[1]~24                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~25                                                                                         ; |VCPU|Ula32:ALU|carry_temp[3]~25                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~26                                                                                         ; |VCPU|Ula32:ALU|carry_temp[5]~26                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[5]~27                                                                                         ; |VCPU|Ula32:ALU|carry_temp[5]~27                                                                                   ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~65                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~65                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~66                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~66                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~67                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~67                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Maior~13                                                                                                 ; |VCPU|Ula32:ALU|Maior~13                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~14                                                                                                 ; |VCPU|Ula32:ALU|Maior~14                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~15                                                                                                 ; |VCPU|Ula32:ALU|Maior~15                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~16                                                                                                 ; |VCPU|Ula32:ALU|Maior~16                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~68                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~68                                                                            ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~28                                                                                         ; |VCPU|Ula32:ALU|carry_temp[7]~28                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~30                                                                                         ; |VCPU|Ula32:ALU|carry_temp[7]~30                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Maior~17                                                                                                 ; |VCPU|Ula32:ALU|Maior~17                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~18                                                                                                 ; |VCPU|Ula32:ALU|Maior~18                                                                                           ; combout          ;
; |VCPU|Ula32:ALU|Maior~19                                                                                                 ; |VCPU|Ula32:ALU|Maior~19                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector35~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector35~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector35~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector35~2                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector12~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector12~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector12~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector12~2                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector12~3                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector12~3                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux14~5                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux14~5                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux15~5                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux15~5                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux3~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux3~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~4                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~4                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux17~5                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux17~5                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux4~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux4~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~77                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~77                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~78                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~78                                                                            ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[0]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[0]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[1]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[1]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[2]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[2]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[3]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[3]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[4]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[4]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[0]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[0]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[1]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[1]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[2]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[2]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[3]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[3]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[4]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[4]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[5]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[5]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[7]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[7]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[13]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[13]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[14]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[14]                                                                                     ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|state[1]~_wirecell                                                                        ; |VCPU|UnidadeControle:CtrlUnit|state[1]~_wirecell                                                                  ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|state[4]~_wirecell                                                                        ; |VCPU|UnidadeControle:CtrlUnit|state[4]~_wirecell                                                                  ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|state[5]~_wirecell                                                                        ; |VCPU|UnidadeControle:CtrlUnit|state[5]~_wirecell                                                                  ; combout          ;
; |VCPU|PCWrite                                                                                                            ; |VCPU|PCWrite                                                                                                      ; padio            ;
; |VCPU|OPCode[3]                                                                                                          ; |VCPU|OPCode[3]                                                                                                    ; padio            ;
; |VCPU|PCOut[2]                                                                                                           ; |VCPU|PCOut[2]                                                                                                     ; padio            ;
; |VCPU|PCOut[3]                                                                                                           ; |VCPU|PCOut[3]                                                                                                     ; padio            ;
; |VCPU|MDROut[0]                                                                                                          ; |VCPU|MDROut[0]                                                                                                    ; padio            ;
; |VCPU|MDROut[1]                                                                                                          ; |VCPU|MDROut[1]                                                                                                    ; padio            ;
; |VCPU|MDROut[2]                                                                                                          ; |VCPU|MDROut[2]                                                                                                    ; padio            ;
; |VCPU|MDROut[3]                                                                                                          ; |VCPU|MDROut[3]                                                                                                    ; padio            ;
; |VCPU|MDROut[5]                                                                                                          ; |VCPU|MDROut[5]                                                                                                    ; padio            ;
; |VCPU|MDROut[11]                                                                                                         ; |VCPU|MDROut[11]                                                                                                   ; padio            ;
; |VCPU|MDROut[12]                                                                                                         ; |VCPU|MDROut[12]                                                                                                   ; padio            ;
; |VCPU|MDROut[16]                                                                                                         ; |VCPU|MDROut[16]                                                                                                   ; padio            ;
; |VCPU|MDROut[17]                                                                                                         ; |VCPU|MDROut[17]                                                                                                   ; padio            ;
; |VCPU|MDROut[21]                                                                                                         ; |VCPU|MDROut[21]                                                                                                   ; padio            ;
; |VCPU|MDROut[22]                                                                                                         ; |VCPU|MDROut[22]                                                                                                   ; padio            ;
; |VCPU|MDROut[29]                                                                                                         ; |VCPU|MDROut[29]                                                                                                   ; padio            ;
; |VCPU|AluSrcAOut[0]                                                                                                      ; |VCPU|AluSrcAOut[0]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[1]                                                                                                      ; |VCPU|AluSrcAOut[1]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[2]                                                                                                      ; |VCPU|AluSrcAOut[2]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[3]                                                                                                      ; |VCPU|AluSrcAOut[3]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[4]                                                                                                      ; |VCPU|AluSrcAOut[4]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[0]                                                                                                      ; |VCPU|AluSrcBOut[0]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[1]                                                                                                      ; |VCPU|AluSrcBOut[1]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[2]                                                                                                      ; |VCPU|AluSrcBOut[2]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[3]                                                                                                      ; |VCPU|AluSrcBOut[3]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[4]                                                                                                      ; |VCPU|AluSrcBOut[4]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[5]                                                                                                      ; |VCPU|AluSrcBOut[5]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[7]                                                                                                      ; |VCPU|AluSrcBOut[7]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[13]                                                                                                     ; |VCPU|AluSrcBOut[13]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[14]                                                                                                     ; |VCPU|AluSrcBOut[14]                                                                                               ; padio            ;
; |VCPU|RegAIn[0]                                                                                                          ; |VCPU|RegAIn[0]                                                                                                    ; padio            ;
; |VCPU|RegAIn[1]                                                                                                          ; |VCPU|RegAIn[1]                                                                                                    ; padio            ;
; |VCPU|RegAIn[2]                                                                                                          ; |VCPU|RegAIn[2]                                                                                                    ; padio            ;
; |VCPU|RegAIn[3]                                                                                                          ; |VCPU|RegAIn[3]                                                                                                    ; padio            ;
; |VCPU|RegBIn[0]                                                                                                          ; |VCPU|RegBIn[0]                                                                                                    ; padio            ;
; |VCPU|RegBIn[1]                                                                                                          ; |VCPU|RegBIn[1]                                                                                                    ; padio            ;
; |VCPU|RegBIn[2]                                                                                                          ; |VCPU|RegBIn[2]                                                                                                    ; padio            ;
; |VCPU|RegBIn[3]                                                                                                          ; |VCPU|RegBIn[3]                                                                                                    ; padio            ;
; |VCPU|AluSrcA[1]                                                                                                         ; |VCPU|AluSrcA[1]                                                                                                   ; padio            ;
; |VCPU|AluSrcB[0]                                                                                                         ; |VCPU|AluSrcB[0]                                                                                                   ; padio            ;
; |VCPU|AluSrcB[1]                                                                                                         ; |VCPU|AluSrcB[1]                                                                                                   ; padio            ;
; |VCPU|AluSrcB[2]                                                                                                         ; |VCPU|AluSrcB[2]                                                                                                   ; padio            ;
; |VCPU|rs[0]                                                                                                              ; |VCPU|rs[0]                                                                                                        ; padio            ;
; |VCPU|inst15_0[0]                                                                                                        ; |VCPU|inst15_0[0]                                                                                                  ; padio            ;
; |VCPU|inst15_0[1]                                                                                                        ; |VCPU|inst15_0[1]                                                                                                  ; padio            ;
; |VCPU|inst15_0[2]                                                                                                        ; |VCPU|inst15_0[2]                                                                                                  ; padio            ;
; |VCPU|inst15_0[3]                                                                                                        ; |VCPU|inst15_0[3]                                                                                                  ; padio            ;
; |VCPU|ALURegOut[0]                                                                                                       ; |VCPU|ALURegOut[0]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[1]                                                                                                       ; |VCPU|ALURegOut[1]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[2]                                                                                                       ; |VCPU|ALURegOut[2]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[3]                                                                                                       ; |VCPU|ALURegOut[3]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[4]                                                                                                       ; |VCPU|ALURegOut[4]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[5]                                                                                                       ; |VCPU|ALURegOut[5]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[7]                                                                                                       ; |VCPU|ALURegOut[7]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[13]                                                                                                      ; |VCPU|ALURegOut[13]                                                                                                ; padio            ;
; |VCPU|ALURegOut[14]                                                                                                      ; |VCPU|ALURegOut[14]                                                                                                ; padio            ;
; |VCPU|CurState[0]                                                                                                        ; |VCPU|CurState[0]                                                                                                  ; padio            ;
; |VCPU|CurState[1]                                                                                                        ; |VCPU|CurState[1]                                                                                                  ; padio            ;
; |VCPU|CurState[2]                                                                                                        ; |VCPU|CurState[2]                                                                                                  ; padio            ;
; |VCPU|CurState[3]                                                                                                        ; |VCPU|CurState[3]                                                                                                  ; padio            ;
; |VCPU|CurState[4]                                                                                                        ; |VCPU|CurState[4]                                                                                                  ; padio            ;
; |VCPU|CurState[5]                                                                                                        ; |VCPU|CurState[5]                                                                                                  ; padio            ;
; |VCPU|CurState[6]                                                                                                        ; |VCPU|CurState[6]                                                                                                  ; padio            ;
; |VCPU|clock                                                                                                              ; |VCPU|clock~corein                                                                                                 ; combout          ;
; |VCPU|clock~clkctrl                                                                                                      ; |VCPU|clock~clkctrl                                                                                                ; outclk           ;
; |VCPU|mux_memToReg:MemToRegMux|out[13]~36DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[13]~36DUPLICATE                                                                 ; combout          ;
; |VCPU|Ula32:ALU|Mux27~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux27~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux26~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux26~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[5]~DUPLICATE                                                                           ; |VCPU|Registrador:ALUOutReg|Saida[5]~DUPLICATE                                                                     ; regout           ;
; |VCPU|Ula32:ALU|Mux25~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux25~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux24~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux24~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[7]~DUPLICATE                                                                           ; |VCPU|Registrador:ALUOutReg|Saida[7]~DUPLICATE                                                                     ; regout           ;
; |VCPU|Ula32:ALU|Mux23~0DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux23~0DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux21~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux21~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux20~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux20~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux18~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux18~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[13]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[13]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Ula32:ALU|Mux16~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux16~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux12~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux12~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux10~1DUPLICATE                                                                                         ; |VCPU|Ula32:ALU|Mux10~1DUPLICATE                                                                                   ; combout          ;
; |VCPU|Ula32:ALU|Mux4~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux4~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux2~1DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux2~1DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|Mux0~2DUPLICATE                                                                                          ; |VCPU|Ula32:ALU|Mux0~2DUPLICATE                                                                                    ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[3]~7DUPLICATE                                                                                 ; |VCPU|Ula32:ALU|carry_temp[3]~7DUPLICATE                                                                           ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~10DUPLICATE                                                                                ; |VCPU|Ula32:ALU|carry_temp[7]~10DUPLICATE                                                                          ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[26]~41DUPLICATE                                                                             ; |VCPU|mux_pcSrc:pcSrcMux|out[26]~41DUPLICATE                                                                       ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[28]~45DUPLICATE                                                                             ; |VCPU|mux_pcSrc:pcSrcMux|out[28]~45DUPLICATE                                                                       ; combout          ;
; |VCPU|Registrador:PC|Saida[0]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[0]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[1]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[1]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[2]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[2]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[3]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[3]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[5]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[5]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[11]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[11]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[12]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[12]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[16]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[16]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[17]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[17]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[21]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[21]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[22]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[22]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[29]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[29]~feeder                                                                              ; combout          ;
; |VCPU|Banco_reg:registers|Reg14[0]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg14[0]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[0]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg28[0]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[0]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg15[0]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg3[0]~feeder                                                                                 ; |VCPU|Banco_reg:registers|Reg3[0]~feeder                                                                           ; combout          ;
; |VCPU|Banco_reg:registers|Reg31[0]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg31[0]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg14[1]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg14[1]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg31[2]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg31[2]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[2]~feeder                                                                                 ; |VCPU|Banco_reg:registers|Reg7[2]~feeder                                                                           ; combout          ;
; |VCPU|Banco_reg:registers|Reg14[2]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg14[2]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[2]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg28[2]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[3]~feeder                                                                                 ; |VCPU|Banco_reg:registers|Reg7[3]~feeder                                                                           ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[3]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg24[3]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[13]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[13]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[13]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[13]~feeder                                                                         ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |VCPU|Registrador:PC|Saida[0]                                                                                            ; |VCPU|Registrador:PC|Saida[0]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[1]                                                                                            ; |VCPU|Registrador:PC|Saida[1]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[5]                                                                                            ; |VCPU|Registrador:PC|Saida[5]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[6]                                                                                            ; |VCPU|Registrador:PC|Saida[6]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[7]                                                                                            ; |VCPU|Registrador:PC|Saida[7]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[8]                                                                                            ; |VCPU|Registrador:PC|Saida[8]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[9]                                                                                            ; |VCPU|Registrador:PC|Saida[9]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[10]                                                                                           ; |VCPU|Registrador:PC|Saida[10]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[11]                                                                                           ; |VCPU|Registrador:PC|Saida[11]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[12]                                                                                           ; |VCPU|Registrador:PC|Saida[12]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[13]                                                                                           ; |VCPU|Registrador:PC|Saida[13]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[14]                                                                                           ; |VCPU|Registrador:PC|Saida[14]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[15]                                                                                           ; |VCPU|Registrador:PC|Saida[15]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[16]                                                                                           ; |VCPU|Registrador:PC|Saida[16]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[17]                                                                                           ; |VCPU|Registrador:PC|Saida[17]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[18]                                                                                           ; |VCPU|Registrador:PC|Saida[18]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[19]                                                                                           ; |VCPU|Registrador:PC|Saida[19]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[20]                                                                                           ; |VCPU|Registrador:PC|Saida[20]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[21]                                                                                           ; |VCPU|Registrador:PC|Saida[21]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[22]                                                                                           ; |VCPU|Registrador:PC|Saida[22]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[23]                                                                                           ; |VCPU|Registrador:PC|Saida[23]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[24]                                                                                           ; |VCPU|Registrador:PC|Saida[24]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[25]                                                                                           ; |VCPU|Registrador:PC|Saida[25]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[26]                                                                                           ; |VCPU|Registrador:PC|Saida[26]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[27]                                                                                           ; |VCPU|Registrador:PC|Saida[27]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[28]                                                                                           ; |VCPU|Registrador:PC|Saida[28]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[29]                                                                                           ; |VCPU|Registrador:PC|Saida[29]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[30]                                                                                           ; |VCPU|Registrador:PC|Saida[30]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[31]                                                                                           ; |VCPU|Registrador:PC|Saida[31]                                                                                     ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]                                                                          ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                            ; regout           ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4]            ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6]            ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7]            ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[2]   ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7]   ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4]   ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[0] ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[1] ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[2] ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[3] ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4] ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6] ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7] ; portadataout7    ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[1]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[1]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[2]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[2]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                               ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                             ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                             ; regout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~9                                                                                                 ; |VCPU|Memoria:Mem|Add6~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~13                                                                                                ; |VCPU|Memoria:Mem|Add6~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~17                                                                                                ; |VCPU|Memoria:Mem|Add6~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~29                                                                                                ; |VCPU|Memoria:Mem|Add6~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~9                                                                                                 ; |VCPU|Memoria:Mem|Add4~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~13                                                                                                ; |VCPU|Memoria:Mem|Add4~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~17                                                                                                ; |VCPU|Memoria:Mem|Add4~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~29                                                                                                ; |VCPU|Memoria:Mem|Add4~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~5                                                                                                 ; |VCPU|Memoria:Mem|Add5~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~9                                                                                                 ; |VCPU|Memoria:Mem|Add5~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~13                                                                                                ; |VCPU|Memoria:Mem|Add5~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~17                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~25                                                                                                ; |VCPU|Memoria:Mem|Add5~25                                                                                          ; sumout           ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~2                                                                        ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[30]~83                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[30]~83                                                                          ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux16~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux16~0                                                                                     ; combout          ;
; |VCPU|Instr_Reg:IR|Instr31_26[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                   ; regout           ;
; |VCPU|Registrador:MDR|Saida[4]                                                                                           ; |VCPU|Registrador:MDR|Saida[4]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[6]                                                                                           ; |VCPU|Registrador:MDR|Saida[6]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[7]                                                                                           ; |VCPU|Registrador:MDR|Saida[7]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[8]                                                                                           ; |VCPU|Registrador:MDR|Saida[8]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[9]                                                                                           ; |VCPU|Registrador:MDR|Saida[9]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[10]                                                                                          ; |VCPU|Registrador:MDR|Saida[10]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[13]                                                                                          ; |VCPU|Registrador:MDR|Saida[13]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[14]                                                                                          ; |VCPU|Registrador:MDR|Saida[14]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[15]                                                                                          ; |VCPU|Registrador:MDR|Saida[15]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[19]                                                                                          ; |VCPU|Registrador:MDR|Saida[19]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[20]                                                                                          ; |VCPU|Registrador:MDR|Saida[20]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[24]                                                                                          ; |VCPU|Registrador:MDR|Saida[24]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[25]                                                                                          ; |VCPU|Registrador:MDR|Saida[25]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[26]                                                                                          ; |VCPU|Registrador:MDR|Saida[26]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[27]                                                                                          ; |VCPU|Registrador:MDR|Saida[27]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[28]                                                                                          ; |VCPU|Registrador:MDR|Saida[28]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[30]                                                                                          ; |VCPU|Registrador:MDR|Saida[30]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[31]                                                                                          ; |VCPU|Registrador:MDR|Saida[31]                                                                                    ; regout           ;
; |VCPU|Banco_reg:registers|Reg1[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[0]                                                                                  ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[2]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Reg17[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~1                                                                                        ; |VCPU|Banco_reg:registers|Mux31~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~2                                                                                        ; |VCPU|Banco_reg:registers|Mux31~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~3                                                                                        ; |VCPU|Banco_reg:registers|Mux31~3                                                                                  ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Reg6[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~5                                                                                        ; |VCPU|Banco_reg:registers|Mux31~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~6                                                                                        ; |VCPU|Banco_reg:registers|Mux31~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg18[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg0[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~8                                                                                        ; |VCPU|Banco_reg:registers|Mux31~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg17[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~1                                                                                        ; |VCPU|Banco_reg:registers|Mux30~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~2                                                                                        ; |VCPU|Banco_reg:registers|Mux30~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~3                                                                                        ; |VCPU|Banco_reg:registers|Mux30~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~5                                                                                        ; |VCPU|Banco_reg:registers|Mux30~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~6                                                                                        ; |VCPU|Banco_reg:registers|Mux30~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg18[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg0[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~8                                                                                        ; |VCPU|Banco_reg:registers|Mux30~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg17[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~1                                                                                        ; |VCPU|Banco_reg:registers|Mux29~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~2                                                                                        ; |VCPU|Banco_reg:registers|Mux29~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~3                                                                                        ; |VCPU|Banco_reg:registers|Mux29~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~5                                                                                        ; |VCPU|Banco_reg:registers|Mux29~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~6                                                                                        ; |VCPU|Banco_reg:registers|Mux29~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg18[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg0[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~8                                                                                        ; |VCPU|Banco_reg:registers|Mux29~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg17[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~1                                                                                        ; |VCPU|Banco_reg:registers|Mux28~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~2                                                                                        ; |VCPU|Banco_reg:registers|Mux28~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~3                                                                                        ; |VCPU|Banco_reg:registers|Mux28~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~5                                                                                        ; |VCPU|Banco_reg:registers|Mux28~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~6                                                                                        ; |VCPU|Banco_reg:registers|Mux28~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg18[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg0[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~8                                                                                        ; |VCPU|Banco_reg:registers|Mux28~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~0                                                                                        ; |VCPU|Banco_reg:registers|Mux27~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~1                                                                                        ; |VCPU|Banco_reg:registers|Mux27~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~2                                                                                        ; |VCPU|Banco_reg:registers|Mux27~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~3                                                                                        ; |VCPU|Banco_reg:registers|Mux27~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux27~4                                                                                        ; |VCPU|Banco_reg:registers|Mux27~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~5                                                                                        ; |VCPU|Banco_reg:registers|Mux27~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~6                                                                                        ; |VCPU|Banco_reg:registers|Mux27~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~7                                                                                        ; |VCPU|Banco_reg:registers|Mux27~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~8                                                                                        ; |VCPU|Banco_reg:registers|Mux27~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux27~9                                                                                        ; |VCPU|Banco_reg:registers|Mux27~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux27~10                                                                                       ; |VCPU|Banco_reg:registers|Mux27~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~0                                                                                        ; |VCPU|Banco_reg:registers|Mux26~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~1                                                                                        ; |VCPU|Banco_reg:registers|Mux26~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~2                                                                                        ; |VCPU|Banco_reg:registers|Mux26~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~3                                                                                        ; |VCPU|Banco_reg:registers|Mux26~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux26~4                                                                                        ; |VCPU|Banco_reg:registers|Mux26~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~5                                                                                        ; |VCPU|Banco_reg:registers|Mux26~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~6                                                                                        ; |VCPU|Banco_reg:registers|Mux26~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~7                                                                                        ; |VCPU|Banco_reg:registers|Mux26~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~8                                                                                        ; |VCPU|Banco_reg:registers|Mux26~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux26~9                                                                                        ; |VCPU|Banco_reg:registers|Mux26~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux26~10                                                                                       ; |VCPU|Banco_reg:registers|Mux26~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~0                                                                                        ; |VCPU|Banco_reg:registers|Mux25~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~1                                                                                        ; |VCPU|Banco_reg:registers|Mux25~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~2                                                                                        ; |VCPU|Banco_reg:registers|Mux25~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~3                                                                                        ; |VCPU|Banco_reg:registers|Mux25~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux25~4                                                                                        ; |VCPU|Banco_reg:registers|Mux25~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~5                                                                                        ; |VCPU|Banco_reg:registers|Mux25~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~6                                                                                        ; |VCPU|Banco_reg:registers|Mux25~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~7                                                                                        ; |VCPU|Banco_reg:registers|Mux25~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~8                                                                                        ; |VCPU|Banco_reg:registers|Mux25~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux25~9                                                                                        ; |VCPU|Banco_reg:registers|Mux25~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux25~10                                                                                       ; |VCPU|Banco_reg:registers|Mux25~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~0                                                                                        ; |VCPU|Banco_reg:registers|Mux24~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~1                                                                                        ; |VCPU|Banco_reg:registers|Mux24~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~2                                                                                        ; |VCPU|Banco_reg:registers|Mux24~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~3                                                                                        ; |VCPU|Banco_reg:registers|Mux24~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux24~4                                                                                        ; |VCPU|Banco_reg:registers|Mux24~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~5                                                                                        ; |VCPU|Banco_reg:registers|Mux24~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~6                                                                                        ; |VCPU|Banco_reg:registers|Mux24~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~7                                                                                        ; |VCPU|Banco_reg:registers|Mux24~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~8                                                                                        ; |VCPU|Banco_reg:registers|Mux24~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux24~9                                                                                        ; |VCPU|Banco_reg:registers|Mux24~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux24~10                                                                                       ; |VCPU|Banco_reg:registers|Mux24~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~0                                                                                        ; |VCPU|Banco_reg:registers|Mux23~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~1                                                                                        ; |VCPU|Banco_reg:registers|Mux23~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~2                                                                                        ; |VCPU|Banco_reg:registers|Mux23~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~3                                                                                        ; |VCPU|Banco_reg:registers|Mux23~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux23~4                                                                                        ; |VCPU|Banco_reg:registers|Mux23~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~5                                                                                        ; |VCPU|Banco_reg:registers|Mux23~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~6                                                                                        ; |VCPU|Banco_reg:registers|Mux23~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~7                                                                                        ; |VCPU|Banco_reg:registers|Mux23~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~8                                                                                        ; |VCPU|Banco_reg:registers|Mux23~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux23~9                                                                                        ; |VCPU|Banco_reg:registers|Mux23~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux23~10                                                                                       ; |VCPU|Banco_reg:registers|Mux23~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~0                                                                                        ; |VCPU|Banco_reg:registers|Mux22~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~1                                                                                        ; |VCPU|Banco_reg:registers|Mux22~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~2                                                                                        ; |VCPU|Banco_reg:registers|Mux22~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~3                                                                                        ; |VCPU|Banco_reg:registers|Mux22~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux22~4                                                                                        ; |VCPU|Banco_reg:registers|Mux22~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~5                                                                                        ; |VCPU|Banco_reg:registers|Mux22~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~6                                                                                        ; |VCPU|Banco_reg:registers|Mux22~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~7                                                                                        ; |VCPU|Banco_reg:registers|Mux22~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~8                                                                                        ; |VCPU|Banco_reg:registers|Mux22~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux22~9                                                                                        ; |VCPU|Banco_reg:registers|Mux22~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux22~10                                                                                       ; |VCPU|Banco_reg:registers|Mux22~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~0                                                                                        ; |VCPU|Banco_reg:registers|Mux21~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~1                                                                                        ; |VCPU|Banco_reg:registers|Mux21~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~2                                                                                        ; |VCPU|Banco_reg:registers|Mux21~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~3                                                                                        ; |VCPU|Banco_reg:registers|Mux21~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux21~4                                                                                        ; |VCPU|Banco_reg:registers|Mux21~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~5                                                                                        ; |VCPU|Banco_reg:registers|Mux21~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~6                                                                                        ; |VCPU|Banco_reg:registers|Mux21~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~7                                                                                        ; |VCPU|Banco_reg:registers|Mux21~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~8                                                                                        ; |VCPU|Banco_reg:registers|Mux21~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux21~9                                                                                        ; |VCPU|Banco_reg:registers|Mux21~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux21~10                                                                                       ; |VCPU|Banco_reg:registers|Mux21~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~0                                                                                        ; |VCPU|Banco_reg:registers|Mux20~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~1                                                                                        ; |VCPU|Banco_reg:registers|Mux20~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~2                                                                                        ; |VCPU|Banco_reg:registers|Mux20~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~3                                                                                        ; |VCPU|Banco_reg:registers|Mux20~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux20~4                                                                                        ; |VCPU|Banco_reg:registers|Mux20~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~5                                                                                        ; |VCPU|Banco_reg:registers|Mux20~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~6                                                                                        ; |VCPU|Banco_reg:registers|Mux20~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~7                                                                                        ; |VCPU|Banco_reg:registers|Mux20~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~8                                                                                        ; |VCPU|Banco_reg:registers|Mux20~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux20~9                                                                                        ; |VCPU|Banco_reg:registers|Mux20~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux20~10                                                                                       ; |VCPU|Banco_reg:registers|Mux20~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~0                                                                                        ; |VCPU|Banco_reg:registers|Mux19~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~1                                                                                        ; |VCPU|Banco_reg:registers|Mux19~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~2                                                                                        ; |VCPU|Banco_reg:registers|Mux19~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~3                                                                                        ; |VCPU|Banco_reg:registers|Mux19~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux19~4                                                                                        ; |VCPU|Banco_reg:registers|Mux19~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~5                                                                                        ; |VCPU|Banco_reg:registers|Mux19~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~6                                                                                        ; |VCPU|Banco_reg:registers|Mux19~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~7                                                                                        ; |VCPU|Banco_reg:registers|Mux19~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~8                                                                                        ; |VCPU|Banco_reg:registers|Mux19~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux19~9                                                                                        ; |VCPU|Banco_reg:registers|Mux19~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux19~10                                                                                       ; |VCPU|Banco_reg:registers|Mux19~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~0                                                                                        ; |VCPU|Banco_reg:registers|Mux18~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~1                                                                                        ; |VCPU|Banco_reg:registers|Mux18~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~2                                                                                        ; |VCPU|Banco_reg:registers|Mux18~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~3                                                                                        ; |VCPU|Banco_reg:registers|Mux18~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux18~4                                                                                        ; |VCPU|Banco_reg:registers|Mux18~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~5                                                                                        ; |VCPU|Banco_reg:registers|Mux18~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~6                                                                                        ; |VCPU|Banco_reg:registers|Mux18~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~7                                                                                        ; |VCPU|Banco_reg:registers|Mux18~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~8                                                                                        ; |VCPU|Banco_reg:registers|Mux18~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux18~9                                                                                        ; |VCPU|Banco_reg:registers|Mux18~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux18~10                                                                                       ; |VCPU|Banco_reg:registers|Mux18~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~0                                                                                        ; |VCPU|Banco_reg:registers|Mux17~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~1                                                                                        ; |VCPU|Banco_reg:registers|Mux17~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~2                                                                                        ; |VCPU|Banco_reg:registers|Mux17~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~3                                                                                        ; |VCPU|Banco_reg:registers|Mux17~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux17~4                                                                                        ; |VCPU|Banco_reg:registers|Mux17~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~5                                                                                        ; |VCPU|Banco_reg:registers|Mux17~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~6                                                                                        ; |VCPU|Banco_reg:registers|Mux17~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~7                                                                                        ; |VCPU|Banco_reg:registers|Mux17~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~8                                                                                        ; |VCPU|Banco_reg:registers|Mux17~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux17~9                                                                                        ; |VCPU|Banco_reg:registers|Mux17~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux17~10                                                                                       ; |VCPU|Banco_reg:registers|Mux17~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~0                                                                                        ; |VCPU|Banco_reg:registers|Mux16~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~1                                                                                        ; |VCPU|Banco_reg:registers|Mux16~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~2                                                                                        ; |VCPU|Banco_reg:registers|Mux16~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~3                                                                                        ; |VCPU|Banco_reg:registers|Mux16~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux16~4                                                                                        ; |VCPU|Banco_reg:registers|Mux16~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~5                                                                                        ; |VCPU|Banco_reg:registers|Mux16~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~6                                                                                        ; |VCPU|Banco_reg:registers|Mux16~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~7                                                                                        ; |VCPU|Banco_reg:registers|Mux16~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~8                                                                                        ; |VCPU|Banco_reg:registers|Mux16~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux16~9                                                                                        ; |VCPU|Banco_reg:registers|Mux16~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux16~10                                                                                       ; |VCPU|Banco_reg:registers|Mux16~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~0                                                                                        ; |VCPU|Banco_reg:registers|Mux15~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~1                                                                                        ; |VCPU|Banco_reg:registers|Mux15~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~2                                                                                        ; |VCPU|Banco_reg:registers|Mux15~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~3                                                                                        ; |VCPU|Banco_reg:registers|Mux15~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux15~4                                                                                        ; |VCPU|Banco_reg:registers|Mux15~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~5                                                                                        ; |VCPU|Banco_reg:registers|Mux15~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~6                                                                                        ; |VCPU|Banco_reg:registers|Mux15~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~7                                                                                        ; |VCPU|Banco_reg:registers|Mux15~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~8                                                                                        ; |VCPU|Banco_reg:registers|Mux15~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux15~9                                                                                        ; |VCPU|Banco_reg:registers|Mux15~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux15~10                                                                                       ; |VCPU|Banco_reg:registers|Mux15~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~0                                                                                        ; |VCPU|Banco_reg:registers|Mux14~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~1                                                                                        ; |VCPU|Banco_reg:registers|Mux14~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~2                                                                                        ; |VCPU|Banco_reg:registers|Mux14~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~3                                                                                        ; |VCPU|Banco_reg:registers|Mux14~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux14~4                                                                                        ; |VCPU|Banco_reg:registers|Mux14~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~5                                                                                        ; |VCPU|Banco_reg:registers|Mux14~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~6                                                                                        ; |VCPU|Banco_reg:registers|Mux14~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~7                                                                                        ; |VCPU|Banco_reg:registers|Mux14~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~8                                                                                        ; |VCPU|Banco_reg:registers|Mux14~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux14~9                                                                                        ; |VCPU|Banco_reg:registers|Mux14~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux14~10                                                                                       ; |VCPU|Banco_reg:registers|Mux14~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~0                                                                                        ; |VCPU|Banco_reg:registers|Mux13~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~1                                                                                        ; |VCPU|Banco_reg:registers|Mux13~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~2                                                                                        ; |VCPU|Banco_reg:registers|Mux13~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~3                                                                                        ; |VCPU|Banco_reg:registers|Mux13~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux13~4                                                                                        ; |VCPU|Banco_reg:registers|Mux13~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~5                                                                                        ; |VCPU|Banco_reg:registers|Mux13~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~6                                                                                        ; |VCPU|Banco_reg:registers|Mux13~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~7                                                                                        ; |VCPU|Banco_reg:registers|Mux13~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~8                                                                                        ; |VCPU|Banco_reg:registers|Mux13~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux13~9                                                                                        ; |VCPU|Banco_reg:registers|Mux13~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux13~10                                                                                       ; |VCPU|Banco_reg:registers|Mux13~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~0                                                                                        ; |VCPU|Banco_reg:registers|Mux12~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~1                                                                                        ; |VCPU|Banco_reg:registers|Mux12~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~2                                                                                        ; |VCPU|Banco_reg:registers|Mux12~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~3                                                                                        ; |VCPU|Banco_reg:registers|Mux12~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux12~4                                                                                        ; |VCPU|Banco_reg:registers|Mux12~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~5                                                                                        ; |VCPU|Banco_reg:registers|Mux12~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~6                                                                                        ; |VCPU|Banco_reg:registers|Mux12~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~7                                                                                        ; |VCPU|Banco_reg:registers|Mux12~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~8                                                                                        ; |VCPU|Banco_reg:registers|Mux12~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux12~9                                                                                        ; |VCPU|Banco_reg:registers|Mux12~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux12~10                                                                                       ; |VCPU|Banco_reg:registers|Mux12~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~0                                                                                        ; |VCPU|Banco_reg:registers|Mux11~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~1                                                                                        ; |VCPU|Banco_reg:registers|Mux11~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~2                                                                                        ; |VCPU|Banco_reg:registers|Mux11~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~3                                                                                        ; |VCPU|Banco_reg:registers|Mux11~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux11~4                                                                                        ; |VCPU|Banco_reg:registers|Mux11~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~5                                                                                        ; |VCPU|Banco_reg:registers|Mux11~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~6                                                                                        ; |VCPU|Banco_reg:registers|Mux11~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~7                                                                                        ; |VCPU|Banco_reg:registers|Mux11~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~8                                                                                        ; |VCPU|Banco_reg:registers|Mux11~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux11~9                                                                                        ; |VCPU|Banco_reg:registers|Mux11~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux11~10                                                                                       ; |VCPU|Banco_reg:registers|Mux11~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~0                                                                                        ; |VCPU|Banco_reg:registers|Mux10~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~1                                                                                        ; |VCPU|Banco_reg:registers|Mux10~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~2                                                                                        ; |VCPU|Banco_reg:registers|Mux10~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~3                                                                                        ; |VCPU|Banco_reg:registers|Mux10~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux10~4                                                                                        ; |VCPU|Banco_reg:registers|Mux10~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~5                                                                                        ; |VCPU|Banco_reg:registers|Mux10~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~6                                                                                        ; |VCPU|Banco_reg:registers|Mux10~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~7                                                                                        ; |VCPU|Banco_reg:registers|Mux10~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~8                                                                                        ; |VCPU|Banco_reg:registers|Mux10~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux10~9                                                                                        ; |VCPU|Banco_reg:registers|Mux10~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux10~10                                                                                       ; |VCPU|Banco_reg:registers|Mux10~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~0                                                                                         ; |VCPU|Banco_reg:registers|Mux9~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~1                                                                                         ; |VCPU|Banco_reg:registers|Mux9~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~2                                                                                         ; |VCPU|Banco_reg:registers|Mux9~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~3                                                                                         ; |VCPU|Banco_reg:registers|Mux9~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux9~4                                                                                         ; |VCPU|Banco_reg:registers|Mux9~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~5                                                                                         ; |VCPU|Banco_reg:registers|Mux9~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~6                                                                                         ; |VCPU|Banco_reg:registers|Mux9~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~7                                                                                         ; |VCPU|Banco_reg:registers|Mux9~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~8                                                                                         ; |VCPU|Banco_reg:registers|Mux9~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux9~9                                                                                         ; |VCPU|Banco_reg:registers|Mux9~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux9~10                                                                                        ; |VCPU|Banco_reg:registers|Mux9~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~0                                                                                         ; |VCPU|Banco_reg:registers|Mux8~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~1                                                                                         ; |VCPU|Banco_reg:registers|Mux8~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~2                                                                                         ; |VCPU|Banco_reg:registers|Mux8~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~3                                                                                         ; |VCPU|Banco_reg:registers|Mux8~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux8~4                                                                                         ; |VCPU|Banco_reg:registers|Mux8~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~5                                                                                         ; |VCPU|Banco_reg:registers|Mux8~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~6                                                                                         ; |VCPU|Banco_reg:registers|Mux8~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~7                                                                                         ; |VCPU|Banco_reg:registers|Mux8~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~8                                                                                         ; |VCPU|Banco_reg:registers|Mux8~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux8~9                                                                                         ; |VCPU|Banco_reg:registers|Mux8~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux8~10                                                                                        ; |VCPU|Banco_reg:registers|Mux8~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~0                                                                                         ; |VCPU|Banco_reg:registers|Mux7~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~1                                                                                         ; |VCPU|Banco_reg:registers|Mux7~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~2                                                                                         ; |VCPU|Banco_reg:registers|Mux7~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~3                                                                                         ; |VCPU|Banco_reg:registers|Mux7~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux7~4                                                                                         ; |VCPU|Banco_reg:registers|Mux7~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~5                                                                                         ; |VCPU|Banco_reg:registers|Mux7~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~6                                                                                         ; |VCPU|Banco_reg:registers|Mux7~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~7                                                                                         ; |VCPU|Banco_reg:registers|Mux7~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~8                                                                                         ; |VCPU|Banco_reg:registers|Mux7~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux7~9                                                                                         ; |VCPU|Banco_reg:registers|Mux7~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux7~10                                                                                        ; |VCPU|Banco_reg:registers|Mux7~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~0                                                                                         ; |VCPU|Banco_reg:registers|Mux6~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~1                                                                                         ; |VCPU|Banco_reg:registers|Mux6~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~2                                                                                         ; |VCPU|Banco_reg:registers|Mux6~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~3                                                                                         ; |VCPU|Banco_reg:registers|Mux6~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux6~4                                                                                         ; |VCPU|Banco_reg:registers|Mux6~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~5                                                                                         ; |VCPU|Banco_reg:registers|Mux6~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~6                                                                                         ; |VCPU|Banco_reg:registers|Mux6~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~7                                                                                         ; |VCPU|Banco_reg:registers|Mux6~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~8                                                                                         ; |VCPU|Banco_reg:registers|Mux6~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux6~9                                                                                         ; |VCPU|Banco_reg:registers|Mux6~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux6~10                                                                                        ; |VCPU|Banco_reg:registers|Mux6~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~0                                                                                         ; |VCPU|Banco_reg:registers|Mux5~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~1                                                                                         ; |VCPU|Banco_reg:registers|Mux5~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~2                                                                                         ; |VCPU|Banco_reg:registers|Mux5~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~3                                                                                         ; |VCPU|Banco_reg:registers|Mux5~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux5~4                                                                                         ; |VCPU|Banco_reg:registers|Mux5~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~5                                                                                         ; |VCPU|Banco_reg:registers|Mux5~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~6                                                                                         ; |VCPU|Banco_reg:registers|Mux5~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~7                                                                                         ; |VCPU|Banco_reg:registers|Mux5~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~8                                                                                         ; |VCPU|Banco_reg:registers|Mux5~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux5~9                                                                                         ; |VCPU|Banco_reg:registers|Mux5~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux5~10                                                                                        ; |VCPU|Banco_reg:registers|Mux5~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~0                                                                                         ; |VCPU|Banco_reg:registers|Mux4~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~1                                                                                         ; |VCPU|Banco_reg:registers|Mux4~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~2                                                                                         ; |VCPU|Banco_reg:registers|Mux4~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~3                                                                                         ; |VCPU|Banco_reg:registers|Mux4~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux4~4                                                                                         ; |VCPU|Banco_reg:registers|Mux4~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~5                                                                                         ; |VCPU|Banco_reg:registers|Mux4~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~6                                                                                         ; |VCPU|Banco_reg:registers|Mux4~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~7                                                                                         ; |VCPU|Banco_reg:registers|Mux4~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~8                                                                                         ; |VCPU|Banco_reg:registers|Mux4~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux4~9                                                                                         ; |VCPU|Banco_reg:registers|Mux4~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux4~10                                                                                        ; |VCPU|Banco_reg:registers|Mux4~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~0                                                                                         ; |VCPU|Banco_reg:registers|Mux3~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~1                                                                                         ; |VCPU|Banco_reg:registers|Mux3~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~2                                                                                         ; |VCPU|Banco_reg:registers|Mux3~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~3                                                                                         ; |VCPU|Banco_reg:registers|Mux3~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux3~4                                                                                         ; |VCPU|Banco_reg:registers|Mux3~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~5                                                                                         ; |VCPU|Banco_reg:registers|Mux3~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~6                                                                                         ; |VCPU|Banco_reg:registers|Mux3~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~7                                                                                         ; |VCPU|Banco_reg:registers|Mux3~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~8                                                                                         ; |VCPU|Banco_reg:registers|Mux3~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux3~9                                                                                         ; |VCPU|Banco_reg:registers|Mux3~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux3~10                                                                                        ; |VCPU|Banco_reg:registers|Mux3~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~0                                                                                         ; |VCPU|Banco_reg:registers|Mux2~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~1                                                                                         ; |VCPU|Banco_reg:registers|Mux2~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~2                                                                                         ; |VCPU|Banco_reg:registers|Mux2~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~3                                                                                         ; |VCPU|Banco_reg:registers|Mux2~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux2~4                                                                                         ; |VCPU|Banco_reg:registers|Mux2~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~5                                                                                         ; |VCPU|Banco_reg:registers|Mux2~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~6                                                                                         ; |VCPU|Banco_reg:registers|Mux2~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~7                                                                                         ; |VCPU|Banco_reg:registers|Mux2~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~8                                                                                         ; |VCPU|Banco_reg:registers|Mux2~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux2~9                                                                                         ; |VCPU|Banco_reg:registers|Mux2~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux2~10                                                                                        ; |VCPU|Banco_reg:registers|Mux2~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~0                                                                                         ; |VCPU|Banco_reg:registers|Mux1~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~1                                                                                         ; |VCPU|Banco_reg:registers|Mux1~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~2                                                                                         ; |VCPU|Banco_reg:registers|Mux1~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~3                                                                                         ; |VCPU|Banco_reg:registers|Mux1~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux1~4                                                                                         ; |VCPU|Banco_reg:registers|Mux1~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~5                                                                                         ; |VCPU|Banco_reg:registers|Mux1~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~6                                                                                         ; |VCPU|Banco_reg:registers|Mux1~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~7                                                                                         ; |VCPU|Banco_reg:registers|Mux1~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~8                                                                                         ; |VCPU|Banco_reg:registers|Mux1~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux1~9                                                                                         ; |VCPU|Banco_reg:registers|Mux1~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux1~10                                                                                        ; |VCPU|Banco_reg:registers|Mux1~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~0                                                                                         ; |VCPU|Banco_reg:registers|Mux0~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~1                                                                                         ; |VCPU|Banco_reg:registers|Mux0~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~2                                                                                         ; |VCPU|Banco_reg:registers|Mux0~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~3                                                                                         ; |VCPU|Banco_reg:registers|Mux0~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux0~4                                                                                         ; |VCPU|Banco_reg:registers|Mux0~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~5                                                                                         ; |VCPU|Banco_reg:registers|Mux0~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~6                                                                                         ; |VCPU|Banco_reg:registers|Mux0~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~7                                                                                         ; |VCPU|Banco_reg:registers|Mux0~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~8                                                                                         ; |VCPU|Banco_reg:registers|Mux0~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux0~9                                                                                         ; |VCPU|Banco_reg:registers|Mux0~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux0~10                                                                                        ; |VCPU|Banco_reg:registers|Mux0~10                                                                                  ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[2]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Mux63~1                                                                                        ; |VCPU|Banco_reg:registers|Mux63~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~2                                                                                        ; |VCPU|Banco_reg:registers|Mux63~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~3                                                                                        ; |VCPU|Banco_reg:registers|Mux63~3                                                                                  ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Mux63~5                                                                                        ; |VCPU|Banco_reg:registers|Mux63~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~6                                                                                        ; |VCPU|Banco_reg:registers|Mux63~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~8                                                                                        ; |VCPU|Banco_reg:registers|Mux63~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~1                                                                                        ; |VCPU|Banco_reg:registers|Mux62~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~2                                                                                        ; |VCPU|Banco_reg:registers|Mux62~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~3                                                                                        ; |VCPU|Banco_reg:registers|Mux62~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~5                                                                                        ; |VCPU|Banco_reg:registers|Mux62~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~6                                                                                        ; |VCPU|Banco_reg:registers|Mux62~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~8                                                                                        ; |VCPU|Banco_reg:registers|Mux62~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~1                                                                                        ; |VCPU|Banco_reg:registers|Mux61~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~2                                                                                        ; |VCPU|Banco_reg:registers|Mux61~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~3                                                                                        ; |VCPU|Banco_reg:registers|Mux61~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~5                                                                                        ; |VCPU|Banco_reg:registers|Mux61~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~6                                                                                        ; |VCPU|Banco_reg:registers|Mux61~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~8                                                                                        ; |VCPU|Banco_reg:registers|Mux61~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~1                                                                                        ; |VCPU|Banco_reg:registers|Mux60~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~2                                                                                        ; |VCPU|Banco_reg:registers|Mux60~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~3                                                                                        ; |VCPU|Banco_reg:registers|Mux60~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~5                                                                                        ; |VCPU|Banco_reg:registers|Mux60~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~6                                                                                        ; |VCPU|Banco_reg:registers|Mux60~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~8                                                                                        ; |VCPU|Banco_reg:registers|Mux60~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~0                                                                                        ; |VCPU|Banco_reg:registers|Mux59~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~1                                                                                        ; |VCPU|Banco_reg:registers|Mux59~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~2                                                                                        ; |VCPU|Banco_reg:registers|Mux59~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~3                                                                                        ; |VCPU|Banco_reg:registers|Mux59~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~4                                                                                        ; |VCPU|Banco_reg:registers|Mux59~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~5                                                                                        ; |VCPU|Banco_reg:registers|Mux59~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~6                                                                                        ; |VCPU|Banco_reg:registers|Mux59~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~7                                                                                        ; |VCPU|Banco_reg:registers|Mux59~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~8                                                                                        ; |VCPU|Banco_reg:registers|Mux59~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~9                                                                                        ; |VCPU|Banco_reg:registers|Mux59~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~10                                                                                       ; |VCPU|Banco_reg:registers|Mux59~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~0                                                                                        ; |VCPU|Banco_reg:registers|Mux58~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~1                                                                                        ; |VCPU|Banco_reg:registers|Mux58~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~2                                                                                        ; |VCPU|Banco_reg:registers|Mux58~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~3                                                                                        ; |VCPU|Banco_reg:registers|Mux58~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~4                                                                                        ; |VCPU|Banco_reg:registers|Mux58~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~5                                                                                        ; |VCPU|Banco_reg:registers|Mux58~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~6                                                                                        ; |VCPU|Banco_reg:registers|Mux58~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~7                                                                                        ; |VCPU|Banco_reg:registers|Mux58~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~8                                                                                        ; |VCPU|Banco_reg:registers|Mux58~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~9                                                                                        ; |VCPU|Banco_reg:registers|Mux58~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~10                                                                                       ; |VCPU|Banco_reg:registers|Mux58~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~0                                                                                        ; |VCPU|Banco_reg:registers|Mux57~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~1                                                                                        ; |VCPU|Banco_reg:registers|Mux57~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~2                                                                                        ; |VCPU|Banco_reg:registers|Mux57~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~3                                                                                        ; |VCPU|Banco_reg:registers|Mux57~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~4                                                                                        ; |VCPU|Banco_reg:registers|Mux57~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~5                                                                                        ; |VCPU|Banco_reg:registers|Mux57~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~6                                                                                        ; |VCPU|Banco_reg:registers|Mux57~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~7                                                                                        ; |VCPU|Banco_reg:registers|Mux57~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~8                                                                                        ; |VCPU|Banco_reg:registers|Mux57~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~9                                                                                        ; |VCPU|Banco_reg:registers|Mux57~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~10                                                                                       ; |VCPU|Banco_reg:registers|Mux57~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~0                                                                                        ; |VCPU|Banco_reg:registers|Mux56~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~1                                                                                        ; |VCPU|Banco_reg:registers|Mux56~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~2                                                                                        ; |VCPU|Banco_reg:registers|Mux56~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~3                                                                                        ; |VCPU|Banco_reg:registers|Mux56~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~4                                                                                        ; |VCPU|Banco_reg:registers|Mux56~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~5                                                                                        ; |VCPU|Banco_reg:registers|Mux56~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~6                                                                                        ; |VCPU|Banco_reg:registers|Mux56~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~7                                                                                        ; |VCPU|Banco_reg:registers|Mux56~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~8                                                                                        ; |VCPU|Banco_reg:registers|Mux56~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~9                                                                                        ; |VCPU|Banco_reg:registers|Mux56~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~10                                                                                       ; |VCPU|Banco_reg:registers|Mux56~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~0                                                                                        ; |VCPU|Banco_reg:registers|Mux55~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~1                                                                                        ; |VCPU|Banco_reg:registers|Mux55~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~2                                                                                        ; |VCPU|Banco_reg:registers|Mux55~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~3                                                                                        ; |VCPU|Banco_reg:registers|Mux55~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~4                                                                                        ; |VCPU|Banco_reg:registers|Mux55~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~5                                                                                        ; |VCPU|Banco_reg:registers|Mux55~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~6                                                                                        ; |VCPU|Banco_reg:registers|Mux55~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~7                                                                                        ; |VCPU|Banco_reg:registers|Mux55~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~8                                                                                        ; |VCPU|Banco_reg:registers|Mux55~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~9                                                                                        ; |VCPU|Banco_reg:registers|Mux55~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~10                                                                                       ; |VCPU|Banco_reg:registers|Mux55~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~0                                                                                        ; |VCPU|Banco_reg:registers|Mux54~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~1                                                                                        ; |VCPU|Banco_reg:registers|Mux54~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~2                                                                                        ; |VCPU|Banco_reg:registers|Mux54~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~3                                                                                        ; |VCPU|Banco_reg:registers|Mux54~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~4                                                                                        ; |VCPU|Banco_reg:registers|Mux54~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~5                                                                                        ; |VCPU|Banco_reg:registers|Mux54~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~6                                                                                        ; |VCPU|Banco_reg:registers|Mux54~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~7                                                                                        ; |VCPU|Banco_reg:registers|Mux54~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~8                                                                                        ; |VCPU|Banco_reg:registers|Mux54~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~9                                                                                        ; |VCPU|Banco_reg:registers|Mux54~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~10                                                                                       ; |VCPU|Banco_reg:registers|Mux54~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~0                                                                                        ; |VCPU|Banco_reg:registers|Mux53~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~1                                                                                        ; |VCPU|Banco_reg:registers|Mux53~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~2                                                                                        ; |VCPU|Banco_reg:registers|Mux53~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~3                                                                                        ; |VCPU|Banco_reg:registers|Mux53~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~4                                                                                        ; |VCPU|Banco_reg:registers|Mux53~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~5                                                                                        ; |VCPU|Banco_reg:registers|Mux53~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~6                                                                                        ; |VCPU|Banco_reg:registers|Mux53~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~7                                                                                        ; |VCPU|Banco_reg:registers|Mux53~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~8                                                                                        ; |VCPU|Banco_reg:registers|Mux53~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~9                                                                                        ; |VCPU|Banco_reg:registers|Mux53~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~10                                                                                       ; |VCPU|Banco_reg:registers|Mux53~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~0                                                                                        ; |VCPU|Banco_reg:registers|Mux52~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~1                                                                                        ; |VCPU|Banco_reg:registers|Mux52~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~2                                                                                        ; |VCPU|Banco_reg:registers|Mux52~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~3                                                                                        ; |VCPU|Banco_reg:registers|Mux52~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~4                                                                                        ; |VCPU|Banco_reg:registers|Mux52~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~5                                                                                        ; |VCPU|Banco_reg:registers|Mux52~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~6                                                                                        ; |VCPU|Banco_reg:registers|Mux52~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~7                                                                                        ; |VCPU|Banco_reg:registers|Mux52~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~8                                                                                        ; |VCPU|Banco_reg:registers|Mux52~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~9                                                                                        ; |VCPU|Banco_reg:registers|Mux52~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~10                                                                                       ; |VCPU|Banco_reg:registers|Mux52~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~0                                                                                        ; |VCPU|Banco_reg:registers|Mux51~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~1                                                                                        ; |VCPU|Banco_reg:registers|Mux51~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~2                                                                                        ; |VCPU|Banco_reg:registers|Mux51~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~3                                                                                        ; |VCPU|Banco_reg:registers|Mux51~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~4                                                                                        ; |VCPU|Banco_reg:registers|Mux51~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~5                                                                                        ; |VCPU|Banco_reg:registers|Mux51~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~6                                                                                        ; |VCPU|Banco_reg:registers|Mux51~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~7                                                                                        ; |VCPU|Banco_reg:registers|Mux51~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~8                                                                                        ; |VCPU|Banco_reg:registers|Mux51~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~9                                                                                        ; |VCPU|Banco_reg:registers|Mux51~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~10                                                                                       ; |VCPU|Banco_reg:registers|Mux51~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~0                                                                                        ; |VCPU|Banco_reg:registers|Mux50~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~1                                                                                        ; |VCPU|Banco_reg:registers|Mux50~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~2                                                                                        ; |VCPU|Banco_reg:registers|Mux50~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~3                                                                                        ; |VCPU|Banco_reg:registers|Mux50~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~4                                                                                        ; |VCPU|Banco_reg:registers|Mux50~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~5                                                                                        ; |VCPU|Banco_reg:registers|Mux50~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~6                                                                                        ; |VCPU|Banco_reg:registers|Mux50~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~7                                                                                        ; |VCPU|Banco_reg:registers|Mux50~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~8                                                                                        ; |VCPU|Banco_reg:registers|Mux50~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~9                                                                                        ; |VCPU|Banco_reg:registers|Mux50~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~10                                                                                       ; |VCPU|Banco_reg:registers|Mux50~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~0                                                                                        ; |VCPU|Banco_reg:registers|Mux49~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~1                                                                                        ; |VCPU|Banco_reg:registers|Mux49~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~2                                                                                        ; |VCPU|Banco_reg:registers|Mux49~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~3                                                                                        ; |VCPU|Banco_reg:registers|Mux49~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~4                                                                                        ; |VCPU|Banco_reg:registers|Mux49~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~5                                                                                        ; |VCPU|Banco_reg:registers|Mux49~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~6                                                                                        ; |VCPU|Banco_reg:registers|Mux49~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~7                                                                                        ; |VCPU|Banco_reg:registers|Mux49~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~8                                                                                        ; |VCPU|Banco_reg:registers|Mux49~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~9                                                                                        ; |VCPU|Banco_reg:registers|Mux49~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~10                                                                                       ; |VCPU|Banco_reg:registers|Mux49~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~0                                                                                        ; |VCPU|Banco_reg:registers|Mux48~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~1                                                                                        ; |VCPU|Banco_reg:registers|Mux48~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~2                                                                                        ; |VCPU|Banco_reg:registers|Mux48~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~3                                                                                        ; |VCPU|Banco_reg:registers|Mux48~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~4                                                                                        ; |VCPU|Banco_reg:registers|Mux48~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~5                                                                                        ; |VCPU|Banco_reg:registers|Mux48~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~6                                                                                        ; |VCPU|Banco_reg:registers|Mux48~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~7                                                                                        ; |VCPU|Banco_reg:registers|Mux48~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~8                                                                                        ; |VCPU|Banco_reg:registers|Mux48~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~9                                                                                        ; |VCPU|Banco_reg:registers|Mux48~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~10                                                                                       ; |VCPU|Banco_reg:registers|Mux48~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~0                                                                                        ; |VCPU|Banco_reg:registers|Mux47~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~1                                                                                        ; |VCPU|Banco_reg:registers|Mux47~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~2                                                                                        ; |VCPU|Banco_reg:registers|Mux47~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~3                                                                                        ; |VCPU|Banco_reg:registers|Mux47~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~4                                                                                        ; |VCPU|Banco_reg:registers|Mux47~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~5                                                                                        ; |VCPU|Banco_reg:registers|Mux47~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~6                                                                                        ; |VCPU|Banco_reg:registers|Mux47~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~7                                                                                        ; |VCPU|Banco_reg:registers|Mux47~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~8                                                                                        ; |VCPU|Banco_reg:registers|Mux47~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~9                                                                                        ; |VCPU|Banco_reg:registers|Mux47~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~10                                                                                       ; |VCPU|Banco_reg:registers|Mux47~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~0                                                                                        ; |VCPU|Banco_reg:registers|Mux46~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~1                                                                                        ; |VCPU|Banco_reg:registers|Mux46~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~2                                                                                        ; |VCPU|Banco_reg:registers|Mux46~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~3                                                                                        ; |VCPU|Banco_reg:registers|Mux46~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~4                                                                                        ; |VCPU|Banco_reg:registers|Mux46~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~5                                                                                        ; |VCPU|Banco_reg:registers|Mux46~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~6                                                                                        ; |VCPU|Banco_reg:registers|Mux46~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~7                                                                                        ; |VCPU|Banco_reg:registers|Mux46~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~8                                                                                        ; |VCPU|Banco_reg:registers|Mux46~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~9                                                                                        ; |VCPU|Banco_reg:registers|Mux46~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~10                                                                                       ; |VCPU|Banco_reg:registers|Mux46~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~0                                                                                        ; |VCPU|Banco_reg:registers|Mux45~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~1                                                                                        ; |VCPU|Banco_reg:registers|Mux45~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~2                                                                                        ; |VCPU|Banco_reg:registers|Mux45~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~3                                                                                        ; |VCPU|Banco_reg:registers|Mux45~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~4                                                                                        ; |VCPU|Banco_reg:registers|Mux45~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~5                                                                                        ; |VCPU|Banco_reg:registers|Mux45~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~6                                                                                        ; |VCPU|Banco_reg:registers|Mux45~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~7                                                                                        ; |VCPU|Banco_reg:registers|Mux45~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~8                                                                                        ; |VCPU|Banco_reg:registers|Mux45~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~9                                                                                        ; |VCPU|Banco_reg:registers|Mux45~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~10                                                                                       ; |VCPU|Banco_reg:registers|Mux45~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~0                                                                                        ; |VCPU|Banco_reg:registers|Mux44~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~1                                                                                        ; |VCPU|Banco_reg:registers|Mux44~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~2                                                                                        ; |VCPU|Banco_reg:registers|Mux44~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~3                                                                                        ; |VCPU|Banco_reg:registers|Mux44~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~4                                                                                        ; |VCPU|Banco_reg:registers|Mux44~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~5                                                                                        ; |VCPU|Banco_reg:registers|Mux44~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~6                                                                                        ; |VCPU|Banco_reg:registers|Mux44~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~7                                                                                        ; |VCPU|Banco_reg:registers|Mux44~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~8                                                                                        ; |VCPU|Banco_reg:registers|Mux44~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~9                                                                                        ; |VCPU|Banco_reg:registers|Mux44~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~10                                                                                       ; |VCPU|Banco_reg:registers|Mux44~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~0                                                                                        ; |VCPU|Banco_reg:registers|Mux43~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~1                                                                                        ; |VCPU|Banco_reg:registers|Mux43~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~2                                                                                        ; |VCPU|Banco_reg:registers|Mux43~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~3                                                                                        ; |VCPU|Banco_reg:registers|Mux43~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~4                                                                                        ; |VCPU|Banco_reg:registers|Mux43~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~5                                                                                        ; |VCPU|Banco_reg:registers|Mux43~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~6                                                                                        ; |VCPU|Banco_reg:registers|Mux43~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~7                                                                                        ; |VCPU|Banco_reg:registers|Mux43~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~8                                                                                        ; |VCPU|Banco_reg:registers|Mux43~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~9                                                                                        ; |VCPU|Banco_reg:registers|Mux43~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~10                                                                                       ; |VCPU|Banco_reg:registers|Mux43~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~0                                                                                        ; |VCPU|Banco_reg:registers|Mux42~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~1                                                                                        ; |VCPU|Banco_reg:registers|Mux42~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~2                                                                                        ; |VCPU|Banco_reg:registers|Mux42~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~3                                                                                        ; |VCPU|Banco_reg:registers|Mux42~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~4                                                                                        ; |VCPU|Banco_reg:registers|Mux42~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~5                                                                                        ; |VCPU|Banco_reg:registers|Mux42~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~6                                                                                        ; |VCPU|Banco_reg:registers|Mux42~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~7                                                                                        ; |VCPU|Banco_reg:registers|Mux42~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~8                                                                                        ; |VCPU|Banco_reg:registers|Mux42~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~9                                                                                        ; |VCPU|Banco_reg:registers|Mux42~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~10                                                                                       ; |VCPU|Banco_reg:registers|Mux42~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~0                                                                                        ; |VCPU|Banco_reg:registers|Mux41~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~1                                                                                        ; |VCPU|Banco_reg:registers|Mux41~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~2                                                                                        ; |VCPU|Banco_reg:registers|Mux41~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~3                                                                                        ; |VCPU|Banco_reg:registers|Mux41~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~4                                                                                        ; |VCPU|Banco_reg:registers|Mux41~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~5                                                                                        ; |VCPU|Banco_reg:registers|Mux41~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~6                                                                                        ; |VCPU|Banco_reg:registers|Mux41~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~7                                                                                        ; |VCPU|Banco_reg:registers|Mux41~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~8                                                                                        ; |VCPU|Banco_reg:registers|Mux41~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~9                                                                                        ; |VCPU|Banco_reg:registers|Mux41~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~10                                                                                       ; |VCPU|Banco_reg:registers|Mux41~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~0                                                                                        ; |VCPU|Banco_reg:registers|Mux40~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~1                                                                                        ; |VCPU|Banco_reg:registers|Mux40~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~2                                                                                        ; |VCPU|Banco_reg:registers|Mux40~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~3                                                                                        ; |VCPU|Banco_reg:registers|Mux40~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~4                                                                                        ; |VCPU|Banco_reg:registers|Mux40~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~5                                                                                        ; |VCPU|Banco_reg:registers|Mux40~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~6                                                                                        ; |VCPU|Banco_reg:registers|Mux40~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~7                                                                                        ; |VCPU|Banco_reg:registers|Mux40~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~8                                                                                        ; |VCPU|Banco_reg:registers|Mux40~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~9                                                                                        ; |VCPU|Banco_reg:registers|Mux40~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~10                                                                                       ; |VCPU|Banco_reg:registers|Mux40~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~0                                                                                        ; |VCPU|Banco_reg:registers|Mux39~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~1                                                                                        ; |VCPU|Banco_reg:registers|Mux39~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~2                                                                                        ; |VCPU|Banco_reg:registers|Mux39~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~3                                                                                        ; |VCPU|Banco_reg:registers|Mux39~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~4                                                                                        ; |VCPU|Banco_reg:registers|Mux39~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~5                                                                                        ; |VCPU|Banco_reg:registers|Mux39~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~6                                                                                        ; |VCPU|Banco_reg:registers|Mux39~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~7                                                                                        ; |VCPU|Banco_reg:registers|Mux39~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~8                                                                                        ; |VCPU|Banco_reg:registers|Mux39~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~9                                                                                        ; |VCPU|Banco_reg:registers|Mux39~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~10                                                                                       ; |VCPU|Banco_reg:registers|Mux39~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~0                                                                                        ; |VCPU|Banco_reg:registers|Mux38~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~1                                                                                        ; |VCPU|Banco_reg:registers|Mux38~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~2                                                                                        ; |VCPU|Banco_reg:registers|Mux38~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~3                                                                                        ; |VCPU|Banco_reg:registers|Mux38~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~4                                                                                        ; |VCPU|Banco_reg:registers|Mux38~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~5                                                                                        ; |VCPU|Banco_reg:registers|Mux38~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~6                                                                                        ; |VCPU|Banco_reg:registers|Mux38~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~7                                                                                        ; |VCPU|Banco_reg:registers|Mux38~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~8                                                                                        ; |VCPU|Banco_reg:registers|Mux38~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~9                                                                                        ; |VCPU|Banco_reg:registers|Mux38~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~10                                                                                       ; |VCPU|Banco_reg:registers|Mux38~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~0                                                                                        ; |VCPU|Banco_reg:registers|Mux37~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~1                                                                                        ; |VCPU|Banco_reg:registers|Mux37~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~2                                                                                        ; |VCPU|Banco_reg:registers|Mux37~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~3                                                                                        ; |VCPU|Banco_reg:registers|Mux37~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~4                                                                                        ; |VCPU|Banco_reg:registers|Mux37~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~5                                                                                        ; |VCPU|Banco_reg:registers|Mux37~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~6                                                                                        ; |VCPU|Banco_reg:registers|Mux37~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~7                                                                                        ; |VCPU|Banco_reg:registers|Mux37~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~8                                                                                        ; |VCPU|Banco_reg:registers|Mux37~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~9                                                                                        ; |VCPU|Banco_reg:registers|Mux37~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~10                                                                                       ; |VCPU|Banco_reg:registers|Mux37~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~0                                                                                        ; |VCPU|Banco_reg:registers|Mux36~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~1                                                                                        ; |VCPU|Banco_reg:registers|Mux36~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~2                                                                                        ; |VCPU|Banco_reg:registers|Mux36~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~3                                                                                        ; |VCPU|Banco_reg:registers|Mux36~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~4                                                                                        ; |VCPU|Banco_reg:registers|Mux36~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~5                                                                                        ; |VCPU|Banco_reg:registers|Mux36~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~6                                                                                        ; |VCPU|Banco_reg:registers|Mux36~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~7                                                                                        ; |VCPU|Banco_reg:registers|Mux36~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~8                                                                                        ; |VCPU|Banco_reg:registers|Mux36~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~9                                                                                        ; |VCPU|Banco_reg:registers|Mux36~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~10                                                                                       ; |VCPU|Banco_reg:registers|Mux36~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~0                                                                                        ; |VCPU|Banco_reg:registers|Mux35~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~1                                                                                        ; |VCPU|Banco_reg:registers|Mux35~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~2                                                                                        ; |VCPU|Banco_reg:registers|Mux35~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~3                                                                                        ; |VCPU|Banco_reg:registers|Mux35~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~4                                                                                        ; |VCPU|Banco_reg:registers|Mux35~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~5                                                                                        ; |VCPU|Banco_reg:registers|Mux35~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~6                                                                                        ; |VCPU|Banco_reg:registers|Mux35~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~7                                                                                        ; |VCPU|Banco_reg:registers|Mux35~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~8                                                                                        ; |VCPU|Banco_reg:registers|Mux35~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~9                                                                                        ; |VCPU|Banco_reg:registers|Mux35~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~10                                                                                       ; |VCPU|Banco_reg:registers|Mux35~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~0                                                                                        ; |VCPU|Banco_reg:registers|Mux34~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~1                                                                                        ; |VCPU|Banco_reg:registers|Mux34~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~2                                                                                        ; |VCPU|Banco_reg:registers|Mux34~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~3                                                                                        ; |VCPU|Banco_reg:registers|Mux34~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~4                                                                                        ; |VCPU|Banco_reg:registers|Mux34~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~5                                                                                        ; |VCPU|Banco_reg:registers|Mux34~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~6                                                                                        ; |VCPU|Banco_reg:registers|Mux34~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~7                                                                                        ; |VCPU|Banco_reg:registers|Mux34~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~8                                                                                        ; |VCPU|Banco_reg:registers|Mux34~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~9                                                                                        ; |VCPU|Banco_reg:registers|Mux34~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~10                                                                                       ; |VCPU|Banco_reg:registers|Mux34~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~0                                                                                        ; |VCPU|Banco_reg:registers|Mux33~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~1                                                                                        ; |VCPU|Banco_reg:registers|Mux33~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~2                                                                                        ; |VCPU|Banco_reg:registers|Mux33~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~3                                                                                        ; |VCPU|Banco_reg:registers|Mux33~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~4                                                                                        ; |VCPU|Banco_reg:registers|Mux33~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~5                                                                                        ; |VCPU|Banco_reg:registers|Mux33~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~6                                                                                        ; |VCPU|Banco_reg:registers|Mux33~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~7                                                                                        ; |VCPU|Banco_reg:registers|Mux33~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~8                                                                                        ; |VCPU|Banco_reg:registers|Mux33~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~9                                                                                        ; |VCPU|Banco_reg:registers|Mux33~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~10                                                                                       ; |VCPU|Banco_reg:registers|Mux33~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~0                                                                                        ; |VCPU|Banco_reg:registers|Mux32~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~1                                                                                        ; |VCPU|Banco_reg:registers|Mux32~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~2                                                                                        ; |VCPU|Banco_reg:registers|Mux32~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~3                                                                                        ; |VCPU|Banco_reg:registers|Mux32~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~4                                                                                        ; |VCPU|Banco_reg:registers|Mux32~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~5                                                                                        ; |VCPU|Banco_reg:registers|Mux32~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~6                                                                                        ; |VCPU|Banco_reg:registers|Mux32~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~7                                                                                        ; |VCPU|Banco_reg:registers|Mux32~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~8                                                                                        ; |VCPU|Banco_reg:registers|Mux32~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~9                                                                                        ; |VCPU|Banco_reg:registers|Mux32~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~10                                                                                       ; |VCPU|Banco_reg:registers|Mux32~10                                                                                 ; combout          ;
; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                   ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                              ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                            ; regout           ;
; |VCPU|Ula32:ALU|Mux24~0                                                                                                  ; |VCPU|Ula32:ALU|Mux24~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux22~0                                                                                                  ; |VCPU|Ula32:ALU|Mux22~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux21~0                                                                                                  ; |VCPU|Ula32:ALU|Mux21~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[10]~11                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[10]~11                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux20~0                                                                                                  ; |VCPU|Ula32:ALU|Mux20~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux19~0                                                                                                  ; |VCPU|Ula32:ALU|Mux19~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[12]~14                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[12]~14                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux18~0                                                                                                  ; |VCPU|Ula32:ALU|Mux18~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[14]~17                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[14]~17                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux16~0                                                                                                  ; |VCPU|Ula32:ALU|Mux16~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux15~0                                                                                                  ; |VCPU|Ula32:ALU|Mux15~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[16]~20                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[16]~20                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux14~0                                                                                                  ; |VCPU|Ula32:ALU|Mux14~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[17]~22                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[17]~22                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux13~0                                                                                                  ; |VCPU|Ula32:ALU|Mux13~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[18]~24                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[18]~24                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux12~0                                                                                                  ; |VCPU|Ula32:ALU|Mux12~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[19]~26                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[19]~26                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux11~0                                                                                                  ; |VCPU|Ula32:ALU|Mux11~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[20]~28                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[20]~28                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux10~0                                                                                                  ; |VCPU|Ula32:ALU|Mux10~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[21]~30                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[21]~30                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux9~0                                                                                                   ; |VCPU|Ula32:ALU|Mux9~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[22]~32                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[22]~32                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux8~0                                                                                                   ; |VCPU|Ula32:ALU|Mux8~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[23]~34                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[23]~34                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux7~0                                                                                                   ; |VCPU|Ula32:ALU|Mux7~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[24]~36                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[24]~36                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux6~0                                                                                                   ; |VCPU|Ula32:ALU|Mux6~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[25]~38                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[25]~38                                                                                ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[26]~40                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[26]~40                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux4~0                                                                                                   ; |VCPU|Ula32:ALU|Mux4~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[27]~42                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[27]~42                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux3~0                                                                                                   ; |VCPU|Ula32:ALU|Mux3~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[28]~44                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[28]~44                                                                                ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[29]~46                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[29]~46                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux1~0                                                                                                   ; |VCPU|Ula32:ALU|Mux1~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[30]~48                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[30]~48                                                                                ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[31]~50                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[31]~50                                                                                ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux32~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux32~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[4]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[4]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterA|Saida[5]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[5]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux5~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux5~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[6]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[6]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux6~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux6~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[7]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[7]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux7~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux7~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[8]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[8]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux8~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux8~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[9]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[9]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux9~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux9~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[10]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[10]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux10~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux10~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[11]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[11]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux11~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux11~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[12]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[12]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux12~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux12~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[13]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[13]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux13~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux13~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[14]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[14]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux14~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux14~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[15]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[15]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux15~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux15~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[16]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[16]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux16~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux16~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[17]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[17]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux17~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux17~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[18]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[18]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux18~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux18~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[19]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[19]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux19~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux19~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[20]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[20]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux20~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux20~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[21]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[21]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux21~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux21~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[22]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[22]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux22~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux22~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[23]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[23]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux23~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux23~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[24]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[24]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux24~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux24~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[25]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[25]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux25~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux25~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[26]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[26]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux26~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux26~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[27]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[27]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux27~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux27~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[28]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[28]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux28~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux28~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[29]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[29]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux29~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux29~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[30]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[30]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux30~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux30~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[31]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[31]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux31~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux31~0                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux32~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux32~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[1]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[1]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[3]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[3]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[4]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[4]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[5]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[5]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[6]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[6]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux6~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux6~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[7]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[7]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[8]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[8]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux8~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux8~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[9]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[9]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux9~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux9~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[10]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[10]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux10~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux10~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[11]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[11]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux11~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux11~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[12]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[12]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux12~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux12~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[13]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[13]                                                                              ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[14]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[14]                                                                              ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[15]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[15]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux15~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux15~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[16]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[16]                                                                              ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[17]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[17]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux17~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux17~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[18]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[18]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux18~1                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux18~1                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux18~2                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux18~2                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[19]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[19]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux19~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux19~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[20]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[20]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux20~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux20~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[21]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[21]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux21~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux21~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[22]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[22]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux22~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux22~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[23]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[23]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux23~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux23~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[24]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[24]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux24~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux24~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[25]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[25]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux25~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux25~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[26]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[26]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux26~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux26~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[27]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[27]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux27~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux27~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[28]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[28]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux28~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux28~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[29]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[29]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux29~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux29~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[30]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[30]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux30~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux30~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[31]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[31]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux31~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux31~0                                                                                     ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~0                                                                                        ; |VCPU|Banco_reg:registers|Mux95~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~1                                                                                        ; |VCPU|Banco_reg:registers|Mux95~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~4                                                                                        ; |VCPU|Banco_reg:registers|Mux95~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~5                                                                                        ; |VCPU|Banco_reg:registers|Mux95~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~6                                                                                        ; |VCPU|Banco_reg:registers|Mux95~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~7                                                                                        ; |VCPU|Banco_reg:registers|Mux95~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~8                                                                                        ; |VCPU|Banco_reg:registers|Mux95~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~9                                                                                        ; |VCPU|Banco_reg:registers|Mux95~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~10                                                                                       ; |VCPU|Banco_reg:registers|Mux95~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~11                                                                                       ; |VCPU|Banco_reg:registers|Mux95~11                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~12                                                                                       ; |VCPU|Banco_reg:registers|Mux95~12                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~13                                                                                       ; |VCPU|Banco_reg:registers|Mux95~13                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~14                                                                                       ; |VCPU|Banco_reg:registers|Mux95~14                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~16                                                                                       ; |VCPU|Banco_reg:registers|Mux95~16                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~18                                                                                       ; |VCPU|Banco_reg:registers|Mux95~18                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~20                                                                                       ; |VCPU|Banco_reg:registers|Mux95~20                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~21                                                                                       ; |VCPU|Banco_reg:registers|Mux95~21                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~22                                                                                       ; |VCPU|Banco_reg:registers|Mux95~22                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~23                                                                                       ; |VCPU|Banco_reg:registers|Mux95~23                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~25                                                                                       ; |VCPU|Banco_reg:registers|Mux95~25                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~26                                                                                       ; |VCPU|Banco_reg:registers|Mux95~26                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~28                                                                                       ; |VCPU|Banco_reg:registers|Mux95~28                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~29                                                                                       ; |VCPU|Banco_reg:registers|Mux95~29                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~30                                                                                       ; |VCPU|Banco_reg:registers|Mux95~30                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~31                                                                                       ; |VCPU|Banco_reg:registers|Mux95~31                                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[0]~2                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[0]~2                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[1]~3                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[1]~3                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~4                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[7]~4                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~5                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[7]~5                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[2]~8                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[2]~8                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[5]~18                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[5]~18                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[6]~19                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[6]~19                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[6]~20                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[6]~20                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~21                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[7]~21                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]                                                                            ; regout           ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~23                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[9]~23                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[8]~24                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[8]~24                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[8]~25                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[8]~25                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[8]~26                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[8]~26                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~27                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[9]~27                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~28                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[9]~28                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[10]~29                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[10]~29                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[10]~30                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[10]~30                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[11]~31                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[11]~31                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[11]~32                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[11]~32                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[12]~33                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[12]~33                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[12]~34                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[12]~34                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[15]~39                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[15]~39                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[15]~40                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[15]~40                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]                                                                            ; regout           ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~42                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~42                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[16]~43                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[16]~43                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[16]~44                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[16]~44                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[16]~45                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[16]~45                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[17]~46                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[17]~46                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[17]~47                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[17]~47                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[17]~48                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[17]~48                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[18]~49                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[18]~49                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[18]~50                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[18]~50                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[19]~51                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[19]~51                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[19]~52                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[19]~52                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[19]~53                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[19]~53                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[20]~54                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[20]~54                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[20]~55                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[20]~55                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[21]~56                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[21]~56                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[21]~57                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[21]~57                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[21]~58                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[21]~58                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[22]~59                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[22]~59                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[22]~60                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[22]~60                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[23]~61                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[23]~61                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[23]~62                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[23]~62                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[23]~63                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[23]~63                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~64                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~64                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~65                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~65                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[25]~66                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[25]~66                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[25]~67                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[25]~67                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[25]~68                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[25]~68                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[26]~69                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[26]~69                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[26]~70                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[26]~70                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[27]~71                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[27]~71                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[27]~72                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[27]~72                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[27]~73                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[27]~73                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[28]~74                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[28]~74                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[28]~75                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[28]~75                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[29]~76                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[29]~76                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[29]~77                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[29]~77                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[29]~78                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[29]~78                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~79                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[31]~79                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~0                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Overflow                                                                                                 ; |VCPU|Ula32:ALU|Overflow                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~14                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~14                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~3                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~3                                                                              ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[5]~5                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[5]~5                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                    ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]~1                                                                                ; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]~1                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector24~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector24~1                                                                        ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[30]~80                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[30]~80                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~81                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[31]~81                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~82                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[31]~82                                                                          ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~29                                                                                         ; |VCPU|Ula32:ALU|carry_temp[7]~29                                                                                   ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector35~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector35~1                                                                        ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[5]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[5]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[6]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[6]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[7]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[7]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[8]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[8]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[9]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[9]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[10]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[10]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[11]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[11]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[12]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[12]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[13]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[13]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[14]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[14]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[15]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[15]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[16]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[16]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[17]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[17]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[18]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[18]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[19]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[19]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[20]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[20]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[21]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[21]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[22]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[22]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[23]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[23]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[24]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[24]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[25]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[25]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[26]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[26]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[27]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[27]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[28]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[28]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[29]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[29]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[30]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[30]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[31]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[31]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[6]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[6]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[8]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[8]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[9]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[9]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[10]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[10]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[11]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[11]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[12]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[12]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[15]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[15]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[16]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[16]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[17]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[17]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[18]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[18]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[19]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[19]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[20]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[20]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[21]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[21]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[22]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[22]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[23]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[23]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[24]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[24]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[25]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[25]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[26]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[26]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[27]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[27]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[28]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[28]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[29]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[29]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[30]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[30]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[31]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[31]                                                                                     ; combout          ;
; |VCPU|~GND                                                                                                               ; |VCPU|~GND                                                                                                         ; combout          ;
; |VCPU|OPCode[0]                                                                                                          ; |VCPU|OPCode[0]                                                                                                    ; padio            ;
; |VCPU|OPCode[1]                                                                                                          ; |VCPU|OPCode[1]                                                                                                    ; padio            ;
; |VCPU|OPCode[2]                                                                                                          ; |VCPU|OPCode[2]                                                                                                    ; padio            ;
; |VCPU|OPCode[4]                                                                                                          ; |VCPU|OPCode[4]                                                                                                    ; padio            ;
; |VCPU|OPCode[5]                                                                                                          ; |VCPU|OPCode[5]                                                                                                    ; padio            ;
; |VCPU|PCOut[0]                                                                                                           ; |VCPU|PCOut[0]                                                                                                     ; padio            ;
; |VCPU|PCOut[1]                                                                                                           ; |VCPU|PCOut[1]                                                                                                     ; padio            ;
; |VCPU|PCOut[5]                                                                                                           ; |VCPU|PCOut[5]                                                                                                     ; padio            ;
; |VCPU|PCOut[6]                                                                                                           ; |VCPU|PCOut[6]                                                                                                     ; padio            ;
; |VCPU|PCOut[7]                                                                                                           ; |VCPU|PCOut[7]                                                                                                     ; padio            ;
; |VCPU|PCOut[8]                                                                                                           ; |VCPU|PCOut[8]                                                                                                     ; padio            ;
; |VCPU|PCOut[9]                                                                                                           ; |VCPU|PCOut[9]                                                                                                     ; padio            ;
; |VCPU|PCOut[10]                                                                                                          ; |VCPU|PCOut[10]                                                                                                    ; padio            ;
; |VCPU|PCOut[11]                                                                                                          ; |VCPU|PCOut[11]                                                                                                    ; padio            ;
; |VCPU|PCOut[12]                                                                                                          ; |VCPU|PCOut[12]                                                                                                    ; padio            ;
; |VCPU|PCOut[13]                                                                                                          ; |VCPU|PCOut[13]                                                                                                    ; padio            ;
; |VCPU|PCOut[14]                                                                                                          ; |VCPU|PCOut[14]                                                                                                    ; padio            ;
; |VCPU|PCOut[15]                                                                                                          ; |VCPU|PCOut[15]                                                                                                    ; padio            ;
; |VCPU|PCOut[16]                                                                                                          ; |VCPU|PCOut[16]                                                                                                    ; padio            ;
; |VCPU|PCOut[17]                                                                                                          ; |VCPU|PCOut[17]                                                                                                    ; padio            ;
; |VCPU|PCOut[18]                                                                                                          ; |VCPU|PCOut[18]                                                                                                    ; padio            ;
; |VCPU|PCOut[19]                                                                                                          ; |VCPU|PCOut[19]                                                                                                    ; padio            ;
; |VCPU|PCOut[20]                                                                                                          ; |VCPU|PCOut[20]                                                                                                    ; padio            ;
; |VCPU|PCOut[21]                                                                                                          ; |VCPU|PCOut[21]                                                                                                    ; padio            ;
; |VCPU|PCOut[22]                                                                                                          ; |VCPU|PCOut[22]                                                                                                    ; padio            ;
; |VCPU|PCOut[23]                                                                                                          ; |VCPU|PCOut[23]                                                                                                    ; padio            ;
; |VCPU|PCOut[24]                                                                                                          ; |VCPU|PCOut[24]                                                                                                    ; padio            ;
; |VCPU|PCOut[25]                                                                                                          ; |VCPU|PCOut[25]                                                                                                    ; padio            ;
; |VCPU|PCOut[26]                                                                                                          ; |VCPU|PCOut[26]                                                                                                    ; padio            ;
; |VCPU|PCOut[27]                                                                                                          ; |VCPU|PCOut[27]                                                                                                    ; padio            ;
; |VCPU|PCOut[28]                                                                                                          ; |VCPU|PCOut[28]                                                                                                    ; padio            ;
; |VCPU|PCOut[29]                                                                                                          ; |VCPU|PCOut[29]                                                                                                    ; padio            ;
; |VCPU|PCOut[30]                                                                                                          ; |VCPU|PCOut[30]                                                                                                    ; padio            ;
; |VCPU|PCOut[31]                                                                                                          ; |VCPU|PCOut[31]                                                                                                    ; padio            ;
; |VCPU|EPCOut[0]                                                                                                          ; |VCPU|EPCOut[0]                                                                                                    ; padio            ;
; |VCPU|EPCOut[1]                                                                                                          ; |VCPU|EPCOut[1]                                                                                                    ; padio            ;
; |VCPU|EPCOut[2]                                                                                                          ; |VCPU|EPCOut[2]                                                                                                    ; padio            ;
; |VCPU|EPCOut[3]                                                                                                          ; |VCPU|EPCOut[3]                                                                                                    ; padio            ;
; |VCPU|EPCOut[4]                                                                                                          ; |VCPU|EPCOut[4]                                                                                                    ; padio            ;
; |VCPU|EPCOut[5]                                                                                                          ; |VCPU|EPCOut[5]                                                                                                    ; padio            ;
; |VCPU|EPCOut[6]                                                                                                          ; |VCPU|EPCOut[6]                                                                                                    ; padio            ;
; |VCPU|EPCOut[7]                                                                                                          ; |VCPU|EPCOut[7]                                                                                                    ; padio            ;
; |VCPU|EPCOut[8]                                                                                                          ; |VCPU|EPCOut[8]                                                                                                    ; padio            ;
; |VCPU|EPCOut[9]                                                                                                          ; |VCPU|EPCOut[9]                                                                                                    ; padio            ;
; |VCPU|EPCOut[10]                                                                                                         ; |VCPU|EPCOut[10]                                                                                                   ; padio            ;
; |VCPU|EPCOut[11]                                                                                                         ; |VCPU|EPCOut[11]                                                                                                   ; padio            ;
; |VCPU|EPCOut[12]                                                                                                         ; |VCPU|EPCOut[12]                                                                                                   ; padio            ;
; |VCPU|EPCOut[13]                                                                                                         ; |VCPU|EPCOut[13]                                                                                                   ; padio            ;
; |VCPU|EPCOut[14]                                                                                                         ; |VCPU|EPCOut[14]                                                                                                   ; padio            ;
; |VCPU|EPCOut[15]                                                                                                         ; |VCPU|EPCOut[15]                                                                                                   ; padio            ;
; |VCPU|EPCOut[16]                                                                                                         ; |VCPU|EPCOut[16]                                                                                                   ; padio            ;
; |VCPU|EPCOut[17]                                                                                                         ; |VCPU|EPCOut[17]                                                                                                   ; padio            ;
; |VCPU|EPCOut[18]                                                                                                         ; |VCPU|EPCOut[18]                                                                                                   ; padio            ;
; |VCPU|EPCOut[19]                                                                                                         ; |VCPU|EPCOut[19]                                                                                                   ; padio            ;
; |VCPU|EPCOut[20]                                                                                                         ; |VCPU|EPCOut[20]                                                                                                   ; padio            ;
; |VCPU|EPCOut[21]                                                                                                         ; |VCPU|EPCOut[21]                                                                                                   ; padio            ;
; |VCPU|EPCOut[22]                                                                                                         ; |VCPU|EPCOut[22]                                                                                                   ; padio            ;
; |VCPU|EPCOut[23]                                                                                                         ; |VCPU|EPCOut[23]                                                                                                   ; padio            ;
; |VCPU|EPCOut[24]                                                                                                         ; |VCPU|EPCOut[24]                                                                                                   ; padio            ;
; |VCPU|EPCOut[25]                                                                                                         ; |VCPU|EPCOut[25]                                                                                                   ; padio            ;
; |VCPU|EPCOut[26]                                                                                                         ; |VCPU|EPCOut[26]                                                                                                   ; padio            ;
; |VCPU|EPCOut[27]                                                                                                         ; |VCPU|EPCOut[27]                                                                                                   ; padio            ;
; |VCPU|EPCOut[28]                                                                                                         ; |VCPU|EPCOut[28]                                                                                                   ; padio            ;
; |VCPU|EPCOut[29]                                                                                                         ; |VCPU|EPCOut[29]                                                                                                   ; padio            ;
; |VCPU|EPCOut[30]                                                                                                         ; |VCPU|EPCOut[30]                                                                                                   ; padio            ;
; |VCPU|EPCOut[31]                                                                                                         ; |VCPU|EPCOut[31]                                                                                                   ; padio            ;
; |VCPU|MDROut[4]                                                                                                          ; |VCPU|MDROut[4]                                                                                                    ; padio            ;
; |VCPU|MDROut[6]                                                                                                          ; |VCPU|MDROut[6]                                                                                                    ; padio            ;
; |VCPU|MDROut[7]                                                                                                          ; |VCPU|MDROut[7]                                                                                                    ; padio            ;
; |VCPU|MDROut[8]                                                                                                          ; |VCPU|MDROut[8]                                                                                                    ; padio            ;
; |VCPU|MDROut[9]                                                                                                          ; |VCPU|MDROut[9]                                                                                                    ; padio            ;
; |VCPU|MDROut[10]                                                                                                         ; |VCPU|MDROut[10]                                                                                                   ; padio            ;
; |VCPU|MDROut[13]                                                                                                         ; |VCPU|MDROut[13]                                                                                                   ; padio            ;
; |VCPU|MDROut[14]                                                                                                         ; |VCPU|MDROut[14]                                                                                                   ; padio            ;
; |VCPU|MDROut[15]                                                                                                         ; |VCPU|MDROut[15]                                                                                                   ; padio            ;
; |VCPU|MDROut[19]                                                                                                         ; |VCPU|MDROut[19]                                                                                                   ; padio            ;
; |VCPU|MDROut[20]                                                                                                         ; |VCPU|MDROut[20]                                                                                                   ; padio            ;
; |VCPU|MDROut[24]                                                                                                         ; |VCPU|MDROut[24]                                                                                                   ; padio            ;
; |VCPU|MDROut[25]                                                                                                         ; |VCPU|MDROut[25]                                                                                                   ; padio            ;
; |VCPU|MDROut[26]                                                                                                         ; |VCPU|MDROut[26]                                                                                                   ; padio            ;
; |VCPU|MDROut[27]                                                                                                         ; |VCPU|MDROut[27]                                                                                                   ; padio            ;
; |VCPU|MDROut[28]                                                                                                         ; |VCPU|MDROut[28]                                                                                                   ; padio            ;
; |VCPU|MDROut[30]                                                                                                         ; |VCPU|MDROut[30]                                                                                                   ; padio            ;
; |VCPU|MDROut[31]                                                                                                         ; |VCPU|MDROut[31]                                                                                                   ; padio            ;
; |VCPU|AluSrcAOut[5]                                                                                                      ; |VCPU|AluSrcAOut[5]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[6]                                                                                                      ; |VCPU|AluSrcAOut[6]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[7]                                                                                                      ; |VCPU|AluSrcAOut[7]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[8]                                                                                                      ; |VCPU|AluSrcAOut[8]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[9]                                                                                                      ; |VCPU|AluSrcAOut[9]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[10]                                                                                                     ; |VCPU|AluSrcAOut[10]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[11]                                                                                                     ; |VCPU|AluSrcAOut[11]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[12]                                                                                                     ; |VCPU|AluSrcAOut[12]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[13]                                                                                                     ; |VCPU|AluSrcAOut[13]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[14]                                                                                                     ; |VCPU|AluSrcAOut[14]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[15]                                                                                                     ; |VCPU|AluSrcAOut[15]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[16]                                                                                                     ; |VCPU|AluSrcAOut[16]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[17]                                                                                                     ; |VCPU|AluSrcAOut[17]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[18]                                                                                                     ; |VCPU|AluSrcAOut[18]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[19]                                                                                                     ; |VCPU|AluSrcAOut[19]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[20]                                                                                                     ; |VCPU|AluSrcAOut[20]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[21]                                                                                                     ; |VCPU|AluSrcAOut[21]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[22]                                                                                                     ; |VCPU|AluSrcAOut[22]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[23]                                                                                                     ; |VCPU|AluSrcAOut[23]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[24]                                                                                                     ; |VCPU|AluSrcAOut[24]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[25]                                                                                                     ; |VCPU|AluSrcAOut[25]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[26]                                                                                                     ; |VCPU|AluSrcAOut[26]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[27]                                                                                                     ; |VCPU|AluSrcAOut[27]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[28]                                                                                                     ; |VCPU|AluSrcAOut[28]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[29]                                                                                                     ; |VCPU|AluSrcAOut[29]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[30]                                                                                                     ; |VCPU|AluSrcAOut[30]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[31]                                                                                                     ; |VCPU|AluSrcAOut[31]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[6]                                                                                                      ; |VCPU|AluSrcBOut[6]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[8]                                                                                                      ; |VCPU|AluSrcBOut[8]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[9]                                                                                                      ; |VCPU|AluSrcBOut[9]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[10]                                                                                                     ; |VCPU|AluSrcBOut[10]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[11]                                                                                                     ; |VCPU|AluSrcBOut[11]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[12]                                                                                                     ; |VCPU|AluSrcBOut[12]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[15]                                                                                                     ; |VCPU|AluSrcBOut[15]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[16]                                                                                                     ; |VCPU|AluSrcBOut[16]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[17]                                                                                                     ; |VCPU|AluSrcBOut[17]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[18]                                                                                                     ; |VCPU|AluSrcBOut[18]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[19]                                                                                                     ; |VCPU|AluSrcBOut[19]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[20]                                                                                                     ; |VCPU|AluSrcBOut[20]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[21]                                                                                                     ; |VCPU|AluSrcBOut[21]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[22]                                                                                                     ; |VCPU|AluSrcBOut[22]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[23]                                                                                                     ; |VCPU|AluSrcBOut[23]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[24]                                                                                                     ; |VCPU|AluSrcBOut[24]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[25]                                                                                                     ; |VCPU|AluSrcBOut[25]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[26]                                                                                                     ; |VCPU|AluSrcBOut[26]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[27]                                                                                                     ; |VCPU|AluSrcBOut[27]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[28]                                                                                                     ; |VCPU|AluSrcBOut[28]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[29]                                                                                                     ; |VCPU|AluSrcBOut[29]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[30]                                                                                                     ; |VCPU|AluSrcBOut[30]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[31]                                                                                                     ; |VCPU|AluSrcBOut[31]                                                                                               ; padio            ;
; |VCPU|RegAIn[4]                                                                                                          ; |VCPU|RegAIn[4]                                                                                                    ; padio            ;
; |VCPU|RegAIn[5]                                                                                                          ; |VCPU|RegAIn[5]                                                                                                    ; padio            ;
; |VCPU|RegAIn[6]                                                                                                          ; |VCPU|RegAIn[6]                                                                                                    ; padio            ;
; |VCPU|RegAIn[7]                                                                                                          ; |VCPU|RegAIn[7]                                                                                                    ; padio            ;
; |VCPU|RegAIn[8]                                                                                                          ; |VCPU|RegAIn[8]                                                                                                    ; padio            ;
; |VCPU|RegAIn[9]                                                                                                          ; |VCPU|RegAIn[9]                                                                                                    ; padio            ;
; |VCPU|RegAIn[10]                                                                                                         ; |VCPU|RegAIn[10]                                                                                                   ; padio            ;
; |VCPU|RegAIn[11]                                                                                                         ; |VCPU|RegAIn[11]                                                                                                   ; padio            ;
; |VCPU|RegAIn[12]                                                                                                         ; |VCPU|RegAIn[12]                                                                                                   ; padio            ;
; |VCPU|RegAIn[13]                                                                                                         ; |VCPU|RegAIn[13]                                                                                                   ; padio            ;
; |VCPU|RegAIn[14]                                                                                                         ; |VCPU|RegAIn[14]                                                                                                   ; padio            ;
; |VCPU|RegAIn[15]                                                                                                         ; |VCPU|RegAIn[15]                                                                                                   ; padio            ;
; |VCPU|RegAIn[16]                                                                                                         ; |VCPU|RegAIn[16]                                                                                                   ; padio            ;
; |VCPU|RegAIn[17]                                                                                                         ; |VCPU|RegAIn[17]                                                                                                   ; padio            ;
; |VCPU|RegAIn[18]                                                                                                         ; |VCPU|RegAIn[18]                                                                                                   ; padio            ;
; |VCPU|RegAIn[19]                                                                                                         ; |VCPU|RegAIn[19]                                                                                                   ; padio            ;
; |VCPU|RegAIn[20]                                                                                                         ; |VCPU|RegAIn[20]                                                                                                   ; padio            ;
; |VCPU|RegAIn[21]                                                                                                         ; |VCPU|RegAIn[21]                                                                                                   ; padio            ;
; |VCPU|RegAIn[22]                                                                                                         ; |VCPU|RegAIn[22]                                                                                                   ; padio            ;
; |VCPU|RegAIn[23]                                                                                                         ; |VCPU|RegAIn[23]                                                                                                   ; padio            ;
; |VCPU|RegAIn[24]                                                                                                         ; |VCPU|RegAIn[24]                                                                                                   ; padio            ;
; |VCPU|RegAIn[25]                                                                                                         ; |VCPU|RegAIn[25]                                                                                                   ; padio            ;
; |VCPU|RegAIn[26]                                                                                                         ; |VCPU|RegAIn[26]                                                                                                   ; padio            ;
; |VCPU|RegAIn[27]                                                                                                         ; |VCPU|RegAIn[27]                                                                                                   ; padio            ;
; |VCPU|RegAIn[28]                                                                                                         ; |VCPU|RegAIn[28]                                                                                                   ; padio            ;
; |VCPU|RegAIn[29]                                                                                                         ; |VCPU|RegAIn[29]                                                                                                   ; padio            ;
; |VCPU|RegAIn[30]                                                                                                         ; |VCPU|RegAIn[30]                                                                                                   ; padio            ;
; |VCPU|RegAIn[31]                                                                                                         ; |VCPU|RegAIn[31]                                                                                                   ; padio            ;
; |VCPU|RegBIn[4]                                                                                                          ; |VCPU|RegBIn[4]                                                                                                    ; padio            ;
; |VCPU|RegBIn[5]                                                                                                          ; |VCPU|RegBIn[5]                                                                                                    ; padio            ;
; |VCPU|RegBIn[6]                                                                                                          ; |VCPU|RegBIn[6]                                                                                                    ; padio            ;
; |VCPU|RegBIn[7]                                                                                                          ; |VCPU|RegBIn[7]                                                                                                    ; padio            ;
; |VCPU|RegBIn[8]                                                                                                          ; |VCPU|RegBIn[8]                                                                                                    ; padio            ;
; |VCPU|RegBIn[9]                                                                                                          ; |VCPU|RegBIn[9]                                                                                                    ; padio            ;
; |VCPU|RegBIn[10]                                                                                                         ; |VCPU|RegBIn[10]                                                                                                   ; padio            ;
; |VCPU|RegBIn[11]                                                                                                         ; |VCPU|RegBIn[11]                                                                                                   ; padio            ;
; |VCPU|RegBIn[12]                                                                                                         ; |VCPU|RegBIn[12]                                                                                                   ; padio            ;
; |VCPU|RegBIn[13]                                                                                                         ; |VCPU|RegBIn[13]                                                                                                   ; padio            ;
; |VCPU|RegBIn[14]                                                                                                         ; |VCPU|RegBIn[14]                                                                                                   ; padio            ;
; |VCPU|RegBIn[15]                                                                                                         ; |VCPU|RegBIn[15]                                                                                                   ; padio            ;
; |VCPU|RegBIn[16]                                                                                                         ; |VCPU|RegBIn[16]                                                                                                   ; padio            ;
; |VCPU|RegBIn[17]                                                                                                         ; |VCPU|RegBIn[17]                                                                                                   ; padio            ;
; |VCPU|RegBIn[18]                                                                                                         ; |VCPU|RegBIn[18]                                                                                                   ; padio            ;
; |VCPU|RegBIn[19]                                                                                                         ; |VCPU|RegBIn[19]                                                                                                   ; padio            ;
; |VCPU|RegBIn[20]                                                                                                         ; |VCPU|RegBIn[20]                                                                                                   ; padio            ;
; |VCPU|RegBIn[21]                                                                                                         ; |VCPU|RegBIn[21]                                                                                                   ; padio            ;
; |VCPU|RegBIn[22]                                                                                                         ; |VCPU|RegBIn[22]                                                                                                   ; padio            ;
; |VCPU|RegBIn[23]                                                                                                         ; |VCPU|RegBIn[23]                                                                                                   ; padio            ;
; |VCPU|RegBIn[24]                                                                                                         ; |VCPU|RegBIn[24]                                                                                                   ; padio            ;
; |VCPU|RegBIn[25]                                                                                                         ; |VCPU|RegBIn[25]                                                                                                   ; padio            ;
; |VCPU|RegBIn[26]                                                                                                         ; |VCPU|RegBIn[26]                                                                                                   ; padio            ;
; |VCPU|RegBIn[27]                                                                                                         ; |VCPU|RegBIn[27]                                                                                                   ; padio            ;
; |VCPU|RegBIn[28]                                                                                                         ; |VCPU|RegBIn[28]                                                                                                   ; padio            ;
; |VCPU|RegBIn[29]                                                                                                         ; |VCPU|RegBIn[29]                                                                                                   ; padio            ;
; |VCPU|RegBIn[30]                                                                                                         ; |VCPU|RegBIn[30]                                                                                                   ; padio            ;
; |VCPU|RegBIn[31]                                                                                                         ; |VCPU|RegBIn[31]                                                                                                   ; padio            ;
; |VCPU|AluSrcA[0]                                                                                                         ; |VCPU|AluSrcA[0]                                                                                                   ; padio            ;
; |VCPU|rs[2]                                                                                                              ; |VCPU|rs[2]                                                                                                        ; padio            ;
; |VCPU|rs[3]                                                                                                              ; |VCPU|rs[3]                                                                                                        ; padio            ;
; |VCPU|rs[4]                                                                                                              ; |VCPU|rs[4]                                                                                                        ; padio            ;
; |VCPU|rt[2]                                                                                                              ; |VCPU|rt[2]                                                                                                        ; padio            ;
; |VCPU|rt[3]                                                                                                              ; |VCPU|rt[3]                                                                                                        ; padio            ;
; |VCPU|rt[4]                                                                                                              ; |VCPU|rt[4]                                                                                                        ; padio            ;
; |VCPU|inst15_0[4]                                                                                                        ; |VCPU|inst15_0[4]                                                                                                  ; padio            ;
; |VCPU|inst15_0[6]                                                                                                        ; |VCPU|inst15_0[6]                                                                                                  ; padio            ;
; |VCPU|inst15_0[7]                                                                                                        ; |VCPU|inst15_0[7]                                                                                                  ; padio            ;
; |VCPU|inst15_0[8]                                                                                                        ; |VCPU|inst15_0[8]                                                                                                  ; padio            ;
; |VCPU|inst15_0[9]                                                                                                        ; |VCPU|inst15_0[9]                                                                                                  ; padio            ;
; |VCPU|inst15_0[10]                                                                                                       ; |VCPU|inst15_0[10]                                                                                                 ; padio            ;
; |VCPU|inst15_0[13]                                                                                                       ; |VCPU|inst15_0[13]                                                                                                 ; padio            ;
; |VCPU|inst15_0[14]                                                                                                       ; |VCPU|inst15_0[14]                                                                                                 ; padio            ;
; |VCPU|inst15_0[15]                                                                                                       ; |VCPU|inst15_0[15]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[6]                                                                                                       ; |VCPU|ALURegOut[6]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[8]                                                                                                       ; |VCPU|ALURegOut[8]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[9]                                                                                                       ; |VCPU|ALURegOut[9]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[10]                                                                                                      ; |VCPU|ALURegOut[10]                                                                                                ; padio            ;
; |VCPU|ALURegOut[11]                                                                                                      ; |VCPU|ALURegOut[11]                                                                                                ; padio            ;
; |VCPU|ALURegOut[12]                                                                                                      ; |VCPU|ALURegOut[12]                                                                                                ; padio            ;
; |VCPU|ALURegOut[15]                                                                                                      ; |VCPU|ALURegOut[15]                                                                                                ; padio            ;
; |VCPU|ALURegOut[16]                                                                                                      ; |VCPU|ALURegOut[16]                                                                                                ; padio            ;
; |VCPU|ALURegOut[17]                                                                                                      ; |VCPU|ALURegOut[17]                                                                                                ; padio            ;
; |VCPU|ALURegOut[18]                                                                                                      ; |VCPU|ALURegOut[18]                                                                                                ; padio            ;
; |VCPU|ALURegOut[19]                                                                                                      ; |VCPU|ALURegOut[19]                                                                                                ; padio            ;
; |VCPU|ALURegOut[20]                                                                                                      ; |VCPU|ALURegOut[20]                                                                                                ; padio            ;
; |VCPU|ALURegOut[21]                                                                                                      ; |VCPU|ALURegOut[21]                                                                                                ; padio            ;
; |VCPU|ALURegOut[22]                                                                                                      ; |VCPU|ALURegOut[22]                                                                                                ; padio            ;
; |VCPU|ALURegOut[23]                                                                                                      ; |VCPU|ALURegOut[23]                                                                                                ; padio            ;
; |VCPU|ALURegOut[24]                                                                                                      ; |VCPU|ALURegOut[24]                                                                                                ; padio            ;
; |VCPU|ALURegOut[25]                                                                                                      ; |VCPU|ALURegOut[25]                                                                                                ; padio            ;
; |VCPU|ALURegOut[26]                                                                                                      ; |VCPU|ALURegOut[26]                                                                                                ; padio            ;
; |VCPU|ALURegOut[27]                                                                                                      ; |VCPU|ALURegOut[27]                                                                                                ; padio            ;
; |VCPU|ALURegOut[28]                                                                                                      ; |VCPU|ALURegOut[28]                                                                                                ; padio            ;
; |VCPU|ALURegOut[29]                                                                                                      ; |VCPU|ALURegOut[29]                                                                                                ; padio            ;
; |VCPU|ALURegOut[30]                                                                                                      ; |VCPU|ALURegOut[30]                                                                                                ; padio            ;
; |VCPU|ALURegOut[31]                                                                                                      ; |VCPU|ALURegOut[31]                                                                                                ; padio            ;
; |VCPU|reset                                                                                                              ; |VCPU|reset~corein                                                                                                 ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux32~0clkctrl                                                                                    ; |VCPU|mux_srcA:ALUSrcA|Mux32~0clkctrl                                                                              ; outclk           ;
; |VCPU|reset~clkctrl                                                                                                      ; |VCPU|reset~clkctrl                                                                                                ; outclk           ;
; |VCPU|mux_srcB:ALUSrcB|Mux32~0clkctrl                                                                                    ; |VCPU|mux_srcB:ALUSrcB|Mux32~0clkctrl                                                                              ; outclk           ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~28DUPLICATE                                                                        ; |VCPU|mux_memToReg:MemToRegMux|out[9]~28DUPLICATE                                                                  ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[15]~40DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[15]~40DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[20]~55DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[20]~55DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[26]~70DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[26]~70DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~79DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[31]~79DUPLICATE                                                                 ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[10]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[10]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[21]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[21]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[30]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[30]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[30]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[30]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg31[30]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg31[30]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg3[30]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg3[30]~feeder                                                                          ; combout          ;
; |VCPU|Registrador:PC|Saida[4]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[4]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[6]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[6]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[7]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[7]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[8]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[8]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[9]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[9]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[10]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[10]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[13]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[13]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[14]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[14]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[15]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[15]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[19]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[19]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[20]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[20]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[24]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[24]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[25]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[25]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[26]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[26]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[27]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[27]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[28]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[28]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[30]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[30]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[31]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[31]~feeder                                                                              ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[8]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg24[8]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg10[11]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg10[11]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg26[11]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg26[11]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg19[16]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg19[16]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[17]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[17]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg10[17]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg10[17]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[17]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[17]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[18]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg24[18]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[20]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[20]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[20]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[20]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[21]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[21]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[21]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[21]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg14[21]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg14[21]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[21]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg7[21]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[22]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[22]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg27[22]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg27[22]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg31[22]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg31[22]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[23]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[23]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[23]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[23]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[23]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[23]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[24]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[24]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[25]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[25]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[25]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[25]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[25]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[25]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[26]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg7[26]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg24[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg8[26]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg8[26]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg23[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg23[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg10[28]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg10[28]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg26[28]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg26[28]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[28]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg7[28]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg24[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg3[29]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg3[29]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg19[31]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg19[31]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg23[31]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg23[31]~feeder                                                                         ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |VCPU|Registrador:PC|Saida[0]                                                                                            ; |VCPU|Registrador:PC|Saida[0]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[1]                                                                                            ; |VCPU|Registrador:PC|Saida[1]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[4]                                                                                            ; |VCPU|Registrador:PC|Saida[4]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[5]                                                                                            ; |VCPU|Registrador:PC|Saida[5]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[6]                                                                                            ; |VCPU|Registrador:PC|Saida[6]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[7]                                                                                            ; |VCPU|Registrador:PC|Saida[7]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[8]                                                                                            ; |VCPU|Registrador:PC|Saida[8]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[9]                                                                                            ; |VCPU|Registrador:PC|Saida[9]                                                                                      ; regout           ;
; |VCPU|Registrador:PC|Saida[10]                                                                                           ; |VCPU|Registrador:PC|Saida[10]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[11]                                                                                           ; |VCPU|Registrador:PC|Saida[11]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[12]                                                                                           ; |VCPU|Registrador:PC|Saida[12]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[13]                                                                                           ; |VCPU|Registrador:PC|Saida[13]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[14]                                                                                           ; |VCPU|Registrador:PC|Saida[14]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[15]                                                                                           ; |VCPU|Registrador:PC|Saida[15]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[16]                                                                                           ; |VCPU|Registrador:PC|Saida[16]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[17]                                                                                           ; |VCPU|Registrador:PC|Saida[17]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[18]                                                                                           ; |VCPU|Registrador:PC|Saida[18]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[19]                                                                                           ; |VCPU|Registrador:PC|Saida[19]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[20]                                                                                           ; |VCPU|Registrador:PC|Saida[20]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[21]                                                                                           ; |VCPU|Registrador:PC|Saida[21]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[22]                                                                                           ; |VCPU|Registrador:PC|Saida[22]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[23]                                                                                           ; |VCPU|Registrador:PC|Saida[23]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[24]                                                                                           ; |VCPU|Registrador:PC|Saida[24]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[25]                                                                                           ; |VCPU|Registrador:PC|Saida[25]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[26]                                                                                           ; |VCPU|Registrador:PC|Saida[26]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[27]                                                                                           ; |VCPU|Registrador:PC|Saida[27]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[28]                                                                                           ; |VCPU|Registrador:PC|Saida[28]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[29]                                                                                           ; |VCPU|Registrador:PC|Saida[29]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[30]                                                                                           ; |VCPU|Registrador:PC|Saida[30]                                                                                     ; regout           ;
; |VCPU|Registrador:PC|Saida[31]                                                                                           ; |VCPU|Registrador:PC|Saida[31]                                                                                     ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUSrcA[0]                                                                          ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[1]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[2]                                                                            ; regout           ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4]            ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6]            ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0            ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7]            ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[0]   ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[1]   ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[2]   ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[5]   ; portadataout5    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6]   ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7]   ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[2]   ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[3]   ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4]   ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0   ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7]   ; portadataout7    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[0] ; portadataout0    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[1] ; portadataout1    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[2] ; portadataout2    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[3] ; portadataout3    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[4] ; portadataout4    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[6] ; portadataout6    ;
; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|ram_block1a0 ; |VCPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_24a1:auto_generated|q_a[7] ; portadataout7    ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[0]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[1]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[1]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|MemToReg[2]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|MemToReg[2]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|RegDst[0]                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|RegDst[0]                                                                           ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|MemWR                                                                               ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[1]                                                                             ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[2]                                                                             ; regout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~1                                                                                                 ; |VCPU|Memoria:Mem|Add6~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add6~5                                                                                                 ; |VCPU|Memoria:Mem|Add6~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add6~9                                                                                                 ; |VCPU|Memoria:Mem|Add6~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~13                                                                                                ; |VCPU|Memoria:Mem|Add6~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~17                                                                                                ; |VCPU|Memoria:Mem|Add6~17                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~17                                                                                                ; |VCPU|Memoria:Mem|Add6~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~21                                                                                                ; |VCPU|Memoria:Mem|Add6~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add6~25                                                                                                ; |VCPU|Memoria:Mem|Add6~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add6~29                                                                                                ; |VCPU|Memoria:Mem|Add6~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~1                                                                                                 ; |VCPU|Memoria:Mem|Add4~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~5                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add4~5                                                                                                 ; |VCPU|Memoria:Mem|Add4~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add4~9                                                                                                 ; |VCPU|Memoria:Mem|Add4~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~13                                                                                                ; |VCPU|Memoria:Mem|Add4~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~17                                                                                                ; |VCPU|Memoria:Mem|Add4~17                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~17                                                                                                ; |VCPU|Memoria:Mem|Add4~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~21                                                                                                ; |VCPU|Memoria:Mem|Add4~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~25                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add4~25                                                                                                ; |VCPU|Memoria:Mem|Add4~26                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add4~29                                                                                                ; |VCPU|Memoria:Mem|Add4~29                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~1                                                                                           ; sumout           ;
; |VCPU|Memoria:Mem|Add5~1                                                                                                 ; |VCPU|Memoria:Mem|Add5~2                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~5                                                                                                 ; |VCPU|Memoria:Mem|Add5~6                                                                                           ; cout             ;
; |VCPU|Memoria:Mem|Add5~9                                                                                                 ; |VCPU|Memoria:Mem|Add5~10                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~13                                                                                                ; |VCPU|Memoria:Mem|Add5~13                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~13                                                                                                ; |VCPU|Memoria:Mem|Add5~14                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~17                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~17                                                                                                ; |VCPU|Memoria:Mem|Add5~18                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~21                                                                                          ; sumout           ;
; |VCPU|Memoria:Mem|Add5~21                                                                                                ; |VCPU|Memoria:Mem|Add5~22                                                                                          ; cout             ;
; |VCPU|Memoria:Mem|Add5~25                                                                                                ; |VCPU|Memoria:Mem|Add5~25                                                                                          ; sumout           ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~2                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~2                                                                        ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[30]~83                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[30]~83                                                                          ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux16~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux16~0                                                                                     ; combout          ;
; |VCPU|Instr_Reg:IR|Instr31_26[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[1]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                         ; |VCPU|Instr_Reg:IR|Instr31_26[5]                                                                                   ; regout           ;
; |VCPU|Registrador:MDR|Saida[4]                                                                                           ; |VCPU|Registrador:MDR|Saida[4]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[6]                                                                                           ; |VCPU|Registrador:MDR|Saida[6]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[7]                                                                                           ; |VCPU|Registrador:MDR|Saida[7]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[8]                                                                                           ; |VCPU|Registrador:MDR|Saida[8]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[9]                                                                                           ; |VCPU|Registrador:MDR|Saida[9]                                                                                     ; regout           ;
; |VCPU|Registrador:MDR|Saida[10]                                                                                          ; |VCPU|Registrador:MDR|Saida[10]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[13]                                                                                          ; |VCPU|Registrador:MDR|Saida[13]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[14]                                                                                          ; |VCPU|Registrador:MDR|Saida[14]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[15]                                                                                          ; |VCPU|Registrador:MDR|Saida[15]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[18]                                                                                          ; |VCPU|Registrador:MDR|Saida[18]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[19]                                                                                          ; |VCPU|Registrador:MDR|Saida[19]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[20]                                                                                          ; |VCPU|Registrador:MDR|Saida[20]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[23]                                                                                          ; |VCPU|Registrador:MDR|Saida[23]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[24]                                                                                          ; |VCPU|Registrador:MDR|Saida[24]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[25]                                                                                          ; |VCPU|Registrador:MDR|Saida[25]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[26]                                                                                          ; |VCPU|Registrador:MDR|Saida[26]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[27]                                                                                          ; |VCPU|Registrador:MDR|Saida[27]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[28]                                                                                          ; |VCPU|Registrador:MDR|Saida[28]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[30]                                                                                          ; |VCPU|Registrador:MDR|Saida[30]                                                                                    ; regout           ;
; |VCPU|Registrador:MDR|Saida[31]                                                                                          ; |VCPU|Registrador:MDR|Saida[31]                                                                                    ; regout           ;
; |VCPU|Banco_reg:registers|Reg1[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[0]                                                                                  ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[1]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Reg17[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~1                                                                                        ; |VCPU|Banco_reg:registers|Mux31~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~2                                                                                        ; |VCPU|Banco_reg:registers|Mux31~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~3                                                                                        ; |VCPU|Banco_reg:registers|Mux31~3                                                                                  ; combout          ;
; |VCPU|Instr_Reg:IR|Instr25_21[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr25_21[3]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Reg6[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~5                                                                                        ; |VCPU|Banco_reg:registers|Mux31~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~6                                                                                        ; |VCPU|Banco_reg:registers|Mux31~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~7                                                                                        ; |VCPU|Banco_reg:registers|Mux31~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[0]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[0]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[0]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[0]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux31~8                                                                                        ; |VCPU|Banco_reg:registers|Mux31~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux31~9                                                                                        ; |VCPU|Banco_reg:registers|Mux31~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~0                                                                                        ; |VCPU|Banco_reg:registers|Mux30~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~1                                                                                        ; |VCPU|Banco_reg:registers|Mux30~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~2                                                                                        ; |VCPU|Banco_reg:registers|Mux30~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~3                                                                                        ; |VCPU|Banco_reg:registers|Mux30~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux30~4                                                                                        ; |VCPU|Banco_reg:registers|Mux30~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~5                                                                                        ; |VCPU|Banco_reg:registers|Mux30~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~6                                                                                        ; |VCPU|Banco_reg:registers|Mux30~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~7                                                                                        ; |VCPU|Banco_reg:registers|Mux30~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[1]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[1]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[1]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[1]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux30~8                                                                                        ; |VCPU|Banco_reg:registers|Mux30~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux30~9                                                                                        ; |VCPU|Banco_reg:registers|Mux30~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg17[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~1                                                                                        ; |VCPU|Banco_reg:registers|Mux29~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~2                                                                                        ; |VCPU|Banco_reg:registers|Mux29~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~3                                                                                        ; |VCPU|Banco_reg:registers|Mux29~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~5                                                                                        ; |VCPU|Banco_reg:registers|Mux29~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~6                                                                                        ; |VCPU|Banco_reg:registers|Mux29~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~7                                                                                        ; |VCPU|Banco_reg:registers|Mux29~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[2]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[2]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[2]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[2]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux29~8                                                                                        ; |VCPU|Banco_reg:registers|Mux29~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux29~9                                                                                        ; |VCPU|Banco_reg:registers|Mux29~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~0                                                                                        ; |VCPU|Banco_reg:registers|Mux28~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~1                                                                                        ; |VCPU|Banco_reg:registers|Mux28~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~2                                                                                        ; |VCPU|Banco_reg:registers|Mux28~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~3                                                                                        ; |VCPU|Banco_reg:registers|Mux28~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux28~4                                                                                        ; |VCPU|Banco_reg:registers|Mux28~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~5                                                                                        ; |VCPU|Banco_reg:registers|Mux28~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~6                                                                                        ; |VCPU|Banco_reg:registers|Mux28~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~7                                                                                        ; |VCPU|Banco_reg:registers|Mux28~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[3]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[3]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[3]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[3]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux28~8                                                                                        ; |VCPU|Banco_reg:registers|Mux28~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux28~9                                                                                        ; |VCPU|Banco_reg:registers|Mux28~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~0                                                                                        ; |VCPU|Banco_reg:registers|Mux27~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~1                                                                                        ; |VCPU|Banco_reg:registers|Mux27~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~2                                                                                        ; |VCPU|Banco_reg:registers|Mux27~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~3                                                                                        ; |VCPU|Banco_reg:registers|Mux27~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux27~4                                                                                        ; |VCPU|Banco_reg:registers|Mux27~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~5                                                                                        ; |VCPU|Banco_reg:registers|Mux27~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~6                                                                                        ; |VCPU|Banco_reg:registers|Mux27~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~7                                                                                        ; |VCPU|Banco_reg:registers|Mux27~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[4]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[4]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[4]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[4]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux27~8                                                                                        ; |VCPU|Banco_reg:registers|Mux27~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux27~9                                                                                        ; |VCPU|Banco_reg:registers|Mux27~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux27~10                                                                                       ; |VCPU|Banco_reg:registers|Mux27~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~0                                                                                        ; |VCPU|Banco_reg:registers|Mux26~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~1                                                                                        ; |VCPU|Banco_reg:registers|Mux26~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~2                                                                                        ; |VCPU|Banco_reg:registers|Mux26~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~3                                                                                        ; |VCPU|Banco_reg:registers|Mux26~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux26~4                                                                                        ; |VCPU|Banco_reg:registers|Mux26~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~5                                                                                        ; |VCPU|Banco_reg:registers|Mux26~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~6                                                                                        ; |VCPU|Banco_reg:registers|Mux26~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~7                                                                                        ; |VCPU|Banco_reg:registers|Mux26~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[5]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[5]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[5]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[5]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux26~8                                                                                        ; |VCPU|Banco_reg:registers|Mux26~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux26~9                                                                                        ; |VCPU|Banco_reg:registers|Mux26~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux26~10                                                                                       ; |VCPU|Banco_reg:registers|Mux26~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~0                                                                                        ; |VCPU|Banco_reg:registers|Mux25~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~1                                                                                        ; |VCPU|Banco_reg:registers|Mux25~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~2                                                                                        ; |VCPU|Banco_reg:registers|Mux25~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~3                                                                                        ; |VCPU|Banco_reg:registers|Mux25~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux25~4                                                                                        ; |VCPU|Banco_reg:registers|Mux25~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~5                                                                                        ; |VCPU|Banco_reg:registers|Mux25~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~6                                                                                        ; |VCPU|Banco_reg:registers|Mux25~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~7                                                                                        ; |VCPU|Banco_reg:registers|Mux25~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[6]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[6]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[6]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[6]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux25~8                                                                                        ; |VCPU|Banco_reg:registers|Mux25~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux25~9                                                                                        ; |VCPU|Banco_reg:registers|Mux25~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux25~10                                                                                       ; |VCPU|Banco_reg:registers|Mux25~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~0                                                                                        ; |VCPU|Banco_reg:registers|Mux24~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~1                                                                                        ; |VCPU|Banco_reg:registers|Mux24~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~2                                                                                        ; |VCPU|Banco_reg:registers|Mux24~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~3                                                                                        ; |VCPU|Banco_reg:registers|Mux24~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux24~4                                                                                        ; |VCPU|Banco_reg:registers|Mux24~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~5                                                                                        ; |VCPU|Banco_reg:registers|Mux24~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~6                                                                                        ; |VCPU|Banco_reg:registers|Mux24~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~7                                                                                        ; |VCPU|Banco_reg:registers|Mux24~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[7]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[7]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[7]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[7]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux24~8                                                                                        ; |VCPU|Banco_reg:registers|Mux24~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux24~9                                                                                        ; |VCPU|Banco_reg:registers|Mux24~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux24~10                                                                                       ; |VCPU|Banco_reg:registers|Mux24~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~0                                                                                        ; |VCPU|Banco_reg:registers|Mux23~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~1                                                                                        ; |VCPU|Banco_reg:registers|Mux23~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~2                                                                                        ; |VCPU|Banco_reg:registers|Mux23~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~3                                                                                        ; |VCPU|Banco_reg:registers|Mux23~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux23~4                                                                                        ; |VCPU|Banco_reg:registers|Mux23~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~5                                                                                        ; |VCPU|Banco_reg:registers|Mux23~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~6                                                                                        ; |VCPU|Banco_reg:registers|Mux23~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~7                                                                                        ; |VCPU|Banco_reg:registers|Mux23~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[8]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[8]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[8]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[8]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux23~8                                                                                        ; |VCPU|Banco_reg:registers|Mux23~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux23~9                                                                                        ; |VCPU|Banco_reg:registers|Mux23~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux23~10                                                                                       ; |VCPU|Banco_reg:registers|Mux23~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg1[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg5[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg3[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg7[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~0                                                                                        ; |VCPU|Banco_reg:registers|Mux22~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg17[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg21[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg19[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg23[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~1                                                                                        ; |VCPU|Banco_reg:registers|Mux22~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg9[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg13[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg11[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg15[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~2                                                                                        ; |VCPU|Banco_reg:registers|Mux22~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg25[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg29[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg27[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg31[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~3                                                                                        ; |VCPU|Banco_reg:registers|Mux22~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux22~4                                                                                        ; |VCPU|Banco_reg:registers|Mux22~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg6[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg22[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg14[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg30[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~5                                                                                        ; |VCPU|Banco_reg:registers|Mux22~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg4[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg20[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg12[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg28[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~6                                                                                        ; |VCPU|Banco_reg:registers|Mux22~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg2[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg18[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg10[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg26[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~7                                                                                        ; |VCPU|Banco_reg:registers|Mux22~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg0[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg16[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[9]                                                                                        ; |VCPU|Banco_reg:registers|Reg8[9]                                                                                  ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[9]                                                                                       ; |VCPU|Banco_reg:registers|Reg24[9]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux22~8                                                                                        ; |VCPU|Banco_reg:registers|Mux22~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux22~9                                                                                        ; |VCPU|Banco_reg:registers|Mux22~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux22~10                                                                                       ; |VCPU|Banco_reg:registers|Mux22~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~0                                                                                        ; |VCPU|Banco_reg:registers|Mux21~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~1                                                                                        ; |VCPU|Banco_reg:registers|Mux21~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~2                                                                                        ; |VCPU|Banco_reg:registers|Mux21~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~3                                                                                        ; |VCPU|Banco_reg:registers|Mux21~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux21~4                                                                                        ; |VCPU|Banco_reg:registers|Mux21~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~5                                                                                        ; |VCPU|Banco_reg:registers|Mux21~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~6                                                                                        ; |VCPU|Banco_reg:registers|Mux21~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~7                                                                                        ; |VCPU|Banco_reg:registers|Mux21~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[10]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[10]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[10]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[10]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux21~8                                                                                        ; |VCPU|Banco_reg:registers|Mux21~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux21~9                                                                                        ; |VCPU|Banco_reg:registers|Mux21~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux21~10                                                                                       ; |VCPU|Banco_reg:registers|Mux21~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~0                                                                                        ; |VCPU|Banco_reg:registers|Mux20~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~1                                                                                        ; |VCPU|Banco_reg:registers|Mux20~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~2                                                                                        ; |VCPU|Banco_reg:registers|Mux20~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~3                                                                                        ; |VCPU|Banco_reg:registers|Mux20~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux20~4                                                                                        ; |VCPU|Banco_reg:registers|Mux20~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~5                                                                                        ; |VCPU|Banco_reg:registers|Mux20~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~6                                                                                        ; |VCPU|Banco_reg:registers|Mux20~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~7                                                                                        ; |VCPU|Banco_reg:registers|Mux20~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[11]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[11]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[11]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[11]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux20~8                                                                                        ; |VCPU|Banco_reg:registers|Mux20~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux20~9                                                                                        ; |VCPU|Banco_reg:registers|Mux20~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux20~10                                                                                       ; |VCPU|Banco_reg:registers|Mux20~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~0                                                                                        ; |VCPU|Banco_reg:registers|Mux19~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~1                                                                                        ; |VCPU|Banco_reg:registers|Mux19~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~2                                                                                        ; |VCPU|Banco_reg:registers|Mux19~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~3                                                                                        ; |VCPU|Banco_reg:registers|Mux19~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux19~4                                                                                        ; |VCPU|Banco_reg:registers|Mux19~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~5                                                                                        ; |VCPU|Banco_reg:registers|Mux19~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~6                                                                                        ; |VCPU|Banco_reg:registers|Mux19~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~7                                                                                        ; |VCPU|Banco_reg:registers|Mux19~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[12]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[12]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[12]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[12]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux19~8                                                                                        ; |VCPU|Banco_reg:registers|Mux19~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux19~9                                                                                        ; |VCPU|Banco_reg:registers|Mux19~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux19~10                                                                                       ; |VCPU|Banco_reg:registers|Mux19~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~0                                                                                        ; |VCPU|Banco_reg:registers|Mux18~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~1                                                                                        ; |VCPU|Banco_reg:registers|Mux18~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~2                                                                                        ; |VCPU|Banco_reg:registers|Mux18~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~3                                                                                        ; |VCPU|Banco_reg:registers|Mux18~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux18~4                                                                                        ; |VCPU|Banco_reg:registers|Mux18~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~5                                                                                        ; |VCPU|Banco_reg:registers|Mux18~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~6                                                                                        ; |VCPU|Banco_reg:registers|Mux18~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~7                                                                                        ; |VCPU|Banco_reg:registers|Mux18~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[13]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[13]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[13]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[13]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux18~8                                                                                        ; |VCPU|Banco_reg:registers|Mux18~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux18~9                                                                                        ; |VCPU|Banco_reg:registers|Mux18~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux18~10                                                                                       ; |VCPU|Banco_reg:registers|Mux18~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~0                                                                                        ; |VCPU|Banco_reg:registers|Mux17~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~1                                                                                        ; |VCPU|Banco_reg:registers|Mux17~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~2                                                                                        ; |VCPU|Banco_reg:registers|Mux17~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~3                                                                                        ; |VCPU|Banco_reg:registers|Mux17~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux17~4                                                                                        ; |VCPU|Banco_reg:registers|Mux17~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~5                                                                                        ; |VCPU|Banco_reg:registers|Mux17~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~6                                                                                        ; |VCPU|Banco_reg:registers|Mux17~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~7                                                                                        ; |VCPU|Banco_reg:registers|Mux17~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[14]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[14]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[14]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[14]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux17~8                                                                                        ; |VCPU|Banco_reg:registers|Mux17~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux17~9                                                                                        ; |VCPU|Banco_reg:registers|Mux17~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux17~10                                                                                       ; |VCPU|Banco_reg:registers|Mux17~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~0                                                                                        ; |VCPU|Banco_reg:registers|Mux16~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~1                                                                                        ; |VCPU|Banco_reg:registers|Mux16~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~2                                                                                        ; |VCPU|Banco_reg:registers|Mux16~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~3                                                                                        ; |VCPU|Banco_reg:registers|Mux16~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux16~4                                                                                        ; |VCPU|Banco_reg:registers|Mux16~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~5                                                                                        ; |VCPU|Banco_reg:registers|Mux16~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~6                                                                                        ; |VCPU|Banco_reg:registers|Mux16~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~7                                                                                        ; |VCPU|Banco_reg:registers|Mux16~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[15]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[15]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[15]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[15]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux16~8                                                                                        ; |VCPU|Banco_reg:registers|Mux16~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux16~9                                                                                        ; |VCPU|Banco_reg:registers|Mux16~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux16~10                                                                                       ; |VCPU|Banco_reg:registers|Mux16~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~0                                                                                        ; |VCPU|Banco_reg:registers|Mux15~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~1                                                                                        ; |VCPU|Banco_reg:registers|Mux15~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~2                                                                                        ; |VCPU|Banco_reg:registers|Mux15~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~3                                                                                        ; |VCPU|Banco_reg:registers|Mux15~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux15~4                                                                                        ; |VCPU|Banco_reg:registers|Mux15~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~5                                                                                        ; |VCPU|Banco_reg:registers|Mux15~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~6                                                                                        ; |VCPU|Banco_reg:registers|Mux15~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~7                                                                                        ; |VCPU|Banco_reg:registers|Mux15~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[16]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[16]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[16]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[16]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux15~8                                                                                        ; |VCPU|Banco_reg:registers|Mux15~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux15~9                                                                                        ; |VCPU|Banco_reg:registers|Mux15~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux15~10                                                                                       ; |VCPU|Banco_reg:registers|Mux15~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~0                                                                                        ; |VCPU|Banco_reg:registers|Mux14~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~1                                                                                        ; |VCPU|Banco_reg:registers|Mux14~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~2                                                                                        ; |VCPU|Banco_reg:registers|Mux14~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~3                                                                                        ; |VCPU|Banco_reg:registers|Mux14~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux14~4                                                                                        ; |VCPU|Banco_reg:registers|Mux14~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~5                                                                                        ; |VCPU|Banco_reg:registers|Mux14~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~6                                                                                        ; |VCPU|Banco_reg:registers|Mux14~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~7                                                                                        ; |VCPU|Banco_reg:registers|Mux14~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[17]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[17]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[17]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[17]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux14~8                                                                                        ; |VCPU|Banco_reg:registers|Mux14~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux14~9                                                                                        ; |VCPU|Banco_reg:registers|Mux14~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux14~10                                                                                       ; |VCPU|Banco_reg:registers|Mux14~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~0                                                                                        ; |VCPU|Banco_reg:registers|Mux13~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~1                                                                                        ; |VCPU|Banco_reg:registers|Mux13~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~2                                                                                        ; |VCPU|Banco_reg:registers|Mux13~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~3                                                                                        ; |VCPU|Banco_reg:registers|Mux13~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux13~4                                                                                        ; |VCPU|Banco_reg:registers|Mux13~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~5                                                                                        ; |VCPU|Banco_reg:registers|Mux13~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~6                                                                                        ; |VCPU|Banco_reg:registers|Mux13~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~7                                                                                        ; |VCPU|Banco_reg:registers|Mux13~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[18]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[18]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[18]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[18]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux13~8                                                                                        ; |VCPU|Banco_reg:registers|Mux13~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux13~9                                                                                        ; |VCPU|Banco_reg:registers|Mux13~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux13~10                                                                                       ; |VCPU|Banco_reg:registers|Mux13~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~0                                                                                        ; |VCPU|Banco_reg:registers|Mux12~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~1                                                                                        ; |VCPU|Banco_reg:registers|Mux12~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~2                                                                                        ; |VCPU|Banco_reg:registers|Mux12~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~3                                                                                        ; |VCPU|Banco_reg:registers|Mux12~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux12~4                                                                                        ; |VCPU|Banco_reg:registers|Mux12~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~5                                                                                        ; |VCPU|Banco_reg:registers|Mux12~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~6                                                                                        ; |VCPU|Banco_reg:registers|Mux12~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~7                                                                                        ; |VCPU|Banco_reg:registers|Mux12~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[19]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[19]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[19]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[19]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux12~8                                                                                        ; |VCPU|Banco_reg:registers|Mux12~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux12~9                                                                                        ; |VCPU|Banco_reg:registers|Mux12~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux12~10                                                                                       ; |VCPU|Banco_reg:registers|Mux12~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~0                                                                                        ; |VCPU|Banco_reg:registers|Mux11~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~1                                                                                        ; |VCPU|Banco_reg:registers|Mux11~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~2                                                                                        ; |VCPU|Banco_reg:registers|Mux11~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~3                                                                                        ; |VCPU|Banco_reg:registers|Mux11~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux11~4                                                                                        ; |VCPU|Banco_reg:registers|Mux11~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~5                                                                                        ; |VCPU|Banco_reg:registers|Mux11~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~6                                                                                        ; |VCPU|Banco_reg:registers|Mux11~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~7                                                                                        ; |VCPU|Banco_reg:registers|Mux11~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[20]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[20]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[20]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[20]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux11~8                                                                                        ; |VCPU|Banco_reg:registers|Mux11~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux11~9                                                                                        ; |VCPU|Banco_reg:registers|Mux11~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux11~10                                                                                       ; |VCPU|Banco_reg:registers|Mux11~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~0                                                                                        ; |VCPU|Banco_reg:registers|Mux10~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~1                                                                                        ; |VCPU|Banco_reg:registers|Mux10~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~2                                                                                        ; |VCPU|Banco_reg:registers|Mux10~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~3                                                                                        ; |VCPU|Banco_reg:registers|Mux10~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux10~4                                                                                        ; |VCPU|Banco_reg:registers|Mux10~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~5                                                                                        ; |VCPU|Banco_reg:registers|Mux10~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~6                                                                                        ; |VCPU|Banco_reg:registers|Mux10~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~7                                                                                        ; |VCPU|Banco_reg:registers|Mux10~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[21]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[21]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[21]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[21]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux10~8                                                                                        ; |VCPU|Banco_reg:registers|Mux10~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux10~9                                                                                        ; |VCPU|Banco_reg:registers|Mux10~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux10~10                                                                                       ; |VCPU|Banco_reg:registers|Mux10~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~0                                                                                         ; |VCPU|Banco_reg:registers|Mux9~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~1                                                                                         ; |VCPU|Banco_reg:registers|Mux9~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~2                                                                                         ; |VCPU|Banco_reg:registers|Mux9~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~3                                                                                         ; |VCPU|Banco_reg:registers|Mux9~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux9~4                                                                                         ; |VCPU|Banco_reg:registers|Mux9~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~5                                                                                         ; |VCPU|Banco_reg:registers|Mux9~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~6                                                                                         ; |VCPU|Banco_reg:registers|Mux9~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~7                                                                                         ; |VCPU|Banco_reg:registers|Mux9~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[22]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[22]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[22]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[22]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux9~8                                                                                         ; |VCPU|Banco_reg:registers|Mux9~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux9~9                                                                                         ; |VCPU|Banco_reg:registers|Mux9~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux9~10                                                                                        ; |VCPU|Banco_reg:registers|Mux9~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~0                                                                                         ; |VCPU|Banco_reg:registers|Mux8~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~1                                                                                         ; |VCPU|Banco_reg:registers|Mux8~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~2                                                                                         ; |VCPU|Banco_reg:registers|Mux8~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~3                                                                                         ; |VCPU|Banco_reg:registers|Mux8~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux8~4                                                                                         ; |VCPU|Banco_reg:registers|Mux8~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~5                                                                                         ; |VCPU|Banco_reg:registers|Mux8~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~6                                                                                         ; |VCPU|Banco_reg:registers|Mux8~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~7                                                                                         ; |VCPU|Banco_reg:registers|Mux8~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[23]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[23]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[23]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[23]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux8~8                                                                                         ; |VCPU|Banco_reg:registers|Mux8~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux8~9                                                                                         ; |VCPU|Banco_reg:registers|Mux8~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux8~10                                                                                        ; |VCPU|Banco_reg:registers|Mux8~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~0                                                                                         ; |VCPU|Banco_reg:registers|Mux7~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~1                                                                                         ; |VCPU|Banco_reg:registers|Mux7~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~2                                                                                         ; |VCPU|Banco_reg:registers|Mux7~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~3                                                                                         ; |VCPU|Banco_reg:registers|Mux7~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux7~4                                                                                         ; |VCPU|Banco_reg:registers|Mux7~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~5                                                                                         ; |VCPU|Banco_reg:registers|Mux7~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~6                                                                                         ; |VCPU|Banco_reg:registers|Mux7~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~7                                                                                         ; |VCPU|Banco_reg:registers|Mux7~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[24]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[24]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[24]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[24]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux7~8                                                                                         ; |VCPU|Banco_reg:registers|Mux7~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux7~9                                                                                         ; |VCPU|Banco_reg:registers|Mux7~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux7~10                                                                                        ; |VCPU|Banco_reg:registers|Mux7~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~0                                                                                         ; |VCPU|Banco_reg:registers|Mux6~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~1                                                                                         ; |VCPU|Banco_reg:registers|Mux6~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~2                                                                                         ; |VCPU|Banco_reg:registers|Mux6~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~3                                                                                         ; |VCPU|Banco_reg:registers|Mux6~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux6~4                                                                                         ; |VCPU|Banco_reg:registers|Mux6~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~5                                                                                         ; |VCPU|Banco_reg:registers|Mux6~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~6                                                                                         ; |VCPU|Banco_reg:registers|Mux6~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~7                                                                                         ; |VCPU|Banco_reg:registers|Mux6~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[25]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[25]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[25]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[25]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux6~8                                                                                         ; |VCPU|Banco_reg:registers|Mux6~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux6~9                                                                                         ; |VCPU|Banco_reg:registers|Mux6~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux6~10                                                                                        ; |VCPU|Banco_reg:registers|Mux6~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~0                                                                                         ; |VCPU|Banco_reg:registers|Mux5~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~1                                                                                         ; |VCPU|Banco_reg:registers|Mux5~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~2                                                                                         ; |VCPU|Banco_reg:registers|Mux5~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~3                                                                                         ; |VCPU|Banco_reg:registers|Mux5~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux5~4                                                                                         ; |VCPU|Banco_reg:registers|Mux5~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~5                                                                                         ; |VCPU|Banco_reg:registers|Mux5~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~6                                                                                         ; |VCPU|Banco_reg:registers|Mux5~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~7                                                                                         ; |VCPU|Banco_reg:registers|Mux5~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[26]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[26]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[26]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[26]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux5~8                                                                                         ; |VCPU|Banco_reg:registers|Mux5~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux5~9                                                                                         ; |VCPU|Banco_reg:registers|Mux5~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux5~10                                                                                        ; |VCPU|Banco_reg:registers|Mux5~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~0                                                                                         ; |VCPU|Banco_reg:registers|Mux4~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~1                                                                                         ; |VCPU|Banco_reg:registers|Mux4~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~2                                                                                         ; |VCPU|Banco_reg:registers|Mux4~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~3                                                                                         ; |VCPU|Banco_reg:registers|Mux4~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux4~4                                                                                         ; |VCPU|Banco_reg:registers|Mux4~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~5                                                                                         ; |VCPU|Banco_reg:registers|Mux4~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~6                                                                                         ; |VCPU|Banco_reg:registers|Mux4~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~7                                                                                         ; |VCPU|Banco_reg:registers|Mux4~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[27]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[27]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[27]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[27]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux4~8                                                                                         ; |VCPU|Banco_reg:registers|Mux4~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux4~9                                                                                         ; |VCPU|Banco_reg:registers|Mux4~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux4~10                                                                                        ; |VCPU|Banco_reg:registers|Mux4~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~0                                                                                         ; |VCPU|Banco_reg:registers|Mux3~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~1                                                                                         ; |VCPU|Banco_reg:registers|Mux3~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~2                                                                                         ; |VCPU|Banco_reg:registers|Mux3~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~3                                                                                         ; |VCPU|Banco_reg:registers|Mux3~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux3~4                                                                                         ; |VCPU|Banco_reg:registers|Mux3~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~5                                                                                         ; |VCPU|Banco_reg:registers|Mux3~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~6                                                                                         ; |VCPU|Banco_reg:registers|Mux3~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~7                                                                                         ; |VCPU|Banco_reg:registers|Mux3~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[28]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[28]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[28]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[28]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux3~8                                                                                         ; |VCPU|Banco_reg:registers|Mux3~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux3~9                                                                                         ; |VCPU|Banco_reg:registers|Mux3~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux3~10                                                                                        ; |VCPU|Banco_reg:registers|Mux3~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~0                                                                                         ; |VCPU|Banco_reg:registers|Mux2~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~1                                                                                         ; |VCPU|Banco_reg:registers|Mux2~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~2                                                                                         ; |VCPU|Banco_reg:registers|Mux2~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~3                                                                                         ; |VCPU|Banco_reg:registers|Mux2~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux2~4                                                                                         ; |VCPU|Banco_reg:registers|Mux2~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~5                                                                                         ; |VCPU|Banco_reg:registers|Mux2~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~6                                                                                         ; |VCPU|Banco_reg:registers|Mux2~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~7                                                                                         ; |VCPU|Banco_reg:registers|Mux2~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[29]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[29]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[29]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[29]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux2~8                                                                                         ; |VCPU|Banco_reg:registers|Mux2~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux2~9                                                                                         ; |VCPU|Banco_reg:registers|Mux2~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux2~10                                                                                        ; |VCPU|Banco_reg:registers|Mux2~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~0                                                                                         ; |VCPU|Banco_reg:registers|Mux1~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~1                                                                                         ; |VCPU|Banco_reg:registers|Mux1~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~2                                                                                         ; |VCPU|Banco_reg:registers|Mux1~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~3                                                                                         ; |VCPU|Banco_reg:registers|Mux1~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux1~4                                                                                         ; |VCPU|Banco_reg:registers|Mux1~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~5                                                                                         ; |VCPU|Banco_reg:registers|Mux1~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~6                                                                                         ; |VCPU|Banco_reg:registers|Mux1~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~7                                                                                         ; |VCPU|Banco_reg:registers|Mux1~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[30]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[30]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[30]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[30]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux1~8                                                                                         ; |VCPU|Banco_reg:registers|Mux1~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux1~9                                                                                         ; |VCPU|Banco_reg:registers|Mux1~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux1~10                                                                                        ; |VCPU|Banco_reg:registers|Mux1~10                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Reg1[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg1[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg5[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg5[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg3[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg3[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg7[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg7[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~0                                                                                         ; |VCPU|Banco_reg:registers|Mux0~0                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg17[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg17[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg21[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg21[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg19[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg19[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg23[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg23[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~1                                                                                         ; |VCPU|Banco_reg:registers|Mux0~1                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg9[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg9[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg13[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg13[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg11[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg11[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg15[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg15[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~2                                                                                         ; |VCPU|Banco_reg:registers|Mux0~2                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg25[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg25[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg29[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg29[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg27[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg27[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg31[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg31[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~3                                                                                         ; |VCPU|Banco_reg:registers|Mux0~3                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux0~4                                                                                         ; |VCPU|Banco_reg:registers|Mux0~4                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg6[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg6[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg22[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg22[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg14[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg14[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg30[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg30[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~5                                                                                         ; |VCPU|Banco_reg:registers|Mux0~5                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg4[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg4[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg20[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg20[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg12[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg12[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg28[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~6                                                                                         ; |VCPU|Banco_reg:registers|Mux0~6                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg2[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg2[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg18[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg18[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg10[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg10[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg26[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg26[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~7                                                                                         ; |VCPU|Banco_reg:registers|Mux0~7                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Reg0[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg0[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg16[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg16[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Reg8[31]                                                                                       ; |VCPU|Banco_reg:registers|Reg8[31]                                                                                 ; regout           ;
; |VCPU|Banco_reg:registers|Reg24[31]                                                                                      ; |VCPU|Banco_reg:registers|Reg24[31]                                                                                ; regout           ;
; |VCPU|Banco_reg:registers|Mux0~8                                                                                         ; |VCPU|Banco_reg:registers|Mux0~8                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux0~9                                                                                         ; |VCPU|Banco_reg:registers|Mux0~9                                                                                   ; combout          ;
; |VCPU|Banco_reg:registers|Mux0~10                                                                                        ; |VCPU|Banco_reg:registers|Mux0~10                                                                                  ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[0]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[0]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[2]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[2]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[1]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[1]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Mux63~1                                                                                        ; |VCPU|Banco_reg:registers|Mux63~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~2                                                                                        ; |VCPU|Banco_reg:registers|Mux63~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~3                                                                                        ; |VCPU|Banco_reg:registers|Mux63~3                                                                                  ; combout          ;
; |VCPU|Instr_Reg:IR|Instr20_16[4]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[4]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                         ; |VCPU|Instr_Reg:IR|Instr20_16[3]                                                                                   ; regout           ;
; |VCPU|Banco_reg:registers|Mux63~5                                                                                        ; |VCPU|Banco_reg:registers|Mux63~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~6                                                                                        ; |VCPU|Banco_reg:registers|Mux63~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~7                                                                                        ; |VCPU|Banco_reg:registers|Mux63~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~8                                                                                        ; |VCPU|Banco_reg:registers|Mux63~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux63~9                                                                                        ; |VCPU|Banco_reg:registers|Mux63~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~0                                                                                        ; |VCPU|Banco_reg:registers|Mux62~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~1                                                                                        ; |VCPU|Banco_reg:registers|Mux62~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~2                                                                                        ; |VCPU|Banco_reg:registers|Mux62~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~3                                                                                        ; |VCPU|Banco_reg:registers|Mux62~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~4                                                                                        ; |VCPU|Banco_reg:registers|Mux62~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~5                                                                                        ; |VCPU|Banco_reg:registers|Mux62~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~6                                                                                        ; |VCPU|Banco_reg:registers|Mux62~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~7                                                                                        ; |VCPU|Banco_reg:registers|Mux62~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~8                                                                                        ; |VCPU|Banco_reg:registers|Mux62~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux62~9                                                                                        ; |VCPU|Banco_reg:registers|Mux62~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~1                                                                                        ; |VCPU|Banco_reg:registers|Mux61~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~2                                                                                        ; |VCPU|Banco_reg:registers|Mux61~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~3                                                                                        ; |VCPU|Banco_reg:registers|Mux61~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~5                                                                                        ; |VCPU|Banco_reg:registers|Mux61~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~6                                                                                        ; |VCPU|Banco_reg:registers|Mux61~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~7                                                                                        ; |VCPU|Banco_reg:registers|Mux61~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~8                                                                                        ; |VCPU|Banco_reg:registers|Mux61~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux61~9                                                                                        ; |VCPU|Banco_reg:registers|Mux61~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~0                                                                                        ; |VCPU|Banco_reg:registers|Mux60~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~1                                                                                        ; |VCPU|Banco_reg:registers|Mux60~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~2                                                                                        ; |VCPU|Banco_reg:registers|Mux60~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~3                                                                                        ; |VCPU|Banco_reg:registers|Mux60~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~4                                                                                        ; |VCPU|Banco_reg:registers|Mux60~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~5                                                                                        ; |VCPU|Banco_reg:registers|Mux60~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~6                                                                                        ; |VCPU|Banco_reg:registers|Mux60~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~7                                                                                        ; |VCPU|Banco_reg:registers|Mux60~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~8                                                                                        ; |VCPU|Banco_reg:registers|Mux60~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux60~9                                                                                        ; |VCPU|Banco_reg:registers|Mux60~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~0                                                                                        ; |VCPU|Banco_reg:registers|Mux59~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~1                                                                                        ; |VCPU|Banco_reg:registers|Mux59~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~2                                                                                        ; |VCPU|Banco_reg:registers|Mux59~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~3                                                                                        ; |VCPU|Banco_reg:registers|Mux59~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~4                                                                                        ; |VCPU|Banco_reg:registers|Mux59~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~5                                                                                        ; |VCPU|Banco_reg:registers|Mux59~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~6                                                                                        ; |VCPU|Banco_reg:registers|Mux59~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~7                                                                                        ; |VCPU|Banco_reg:registers|Mux59~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~8                                                                                        ; |VCPU|Banco_reg:registers|Mux59~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~9                                                                                        ; |VCPU|Banco_reg:registers|Mux59~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux59~10                                                                                       ; |VCPU|Banco_reg:registers|Mux59~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~0                                                                                        ; |VCPU|Banco_reg:registers|Mux58~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~1                                                                                        ; |VCPU|Banco_reg:registers|Mux58~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~2                                                                                        ; |VCPU|Banco_reg:registers|Mux58~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~3                                                                                        ; |VCPU|Banco_reg:registers|Mux58~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~4                                                                                        ; |VCPU|Banco_reg:registers|Mux58~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~5                                                                                        ; |VCPU|Banco_reg:registers|Mux58~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~6                                                                                        ; |VCPU|Banco_reg:registers|Mux58~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~7                                                                                        ; |VCPU|Banco_reg:registers|Mux58~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~8                                                                                        ; |VCPU|Banco_reg:registers|Mux58~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~9                                                                                        ; |VCPU|Banco_reg:registers|Mux58~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux58~10                                                                                       ; |VCPU|Banco_reg:registers|Mux58~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~0                                                                                        ; |VCPU|Banco_reg:registers|Mux57~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~1                                                                                        ; |VCPU|Banco_reg:registers|Mux57~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~2                                                                                        ; |VCPU|Banco_reg:registers|Mux57~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~3                                                                                        ; |VCPU|Banco_reg:registers|Mux57~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~4                                                                                        ; |VCPU|Banco_reg:registers|Mux57~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~5                                                                                        ; |VCPU|Banco_reg:registers|Mux57~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~6                                                                                        ; |VCPU|Banco_reg:registers|Mux57~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~7                                                                                        ; |VCPU|Banco_reg:registers|Mux57~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~8                                                                                        ; |VCPU|Banco_reg:registers|Mux57~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~9                                                                                        ; |VCPU|Banco_reg:registers|Mux57~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux57~10                                                                                       ; |VCPU|Banco_reg:registers|Mux57~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~0                                                                                        ; |VCPU|Banco_reg:registers|Mux56~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~1                                                                                        ; |VCPU|Banco_reg:registers|Mux56~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~2                                                                                        ; |VCPU|Banco_reg:registers|Mux56~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~3                                                                                        ; |VCPU|Banco_reg:registers|Mux56~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~4                                                                                        ; |VCPU|Banco_reg:registers|Mux56~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~5                                                                                        ; |VCPU|Banco_reg:registers|Mux56~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~6                                                                                        ; |VCPU|Banco_reg:registers|Mux56~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~7                                                                                        ; |VCPU|Banco_reg:registers|Mux56~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~8                                                                                        ; |VCPU|Banco_reg:registers|Mux56~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~9                                                                                        ; |VCPU|Banco_reg:registers|Mux56~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux56~10                                                                                       ; |VCPU|Banco_reg:registers|Mux56~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~0                                                                                        ; |VCPU|Banco_reg:registers|Mux55~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~1                                                                                        ; |VCPU|Banco_reg:registers|Mux55~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~2                                                                                        ; |VCPU|Banco_reg:registers|Mux55~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~3                                                                                        ; |VCPU|Banco_reg:registers|Mux55~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~4                                                                                        ; |VCPU|Banco_reg:registers|Mux55~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~5                                                                                        ; |VCPU|Banco_reg:registers|Mux55~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~6                                                                                        ; |VCPU|Banco_reg:registers|Mux55~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~7                                                                                        ; |VCPU|Banco_reg:registers|Mux55~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~8                                                                                        ; |VCPU|Banco_reg:registers|Mux55~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~9                                                                                        ; |VCPU|Banco_reg:registers|Mux55~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux55~10                                                                                       ; |VCPU|Banco_reg:registers|Mux55~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~0                                                                                        ; |VCPU|Banco_reg:registers|Mux54~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~1                                                                                        ; |VCPU|Banco_reg:registers|Mux54~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~2                                                                                        ; |VCPU|Banco_reg:registers|Mux54~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~3                                                                                        ; |VCPU|Banco_reg:registers|Mux54~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~4                                                                                        ; |VCPU|Banco_reg:registers|Mux54~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~5                                                                                        ; |VCPU|Banco_reg:registers|Mux54~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~6                                                                                        ; |VCPU|Banco_reg:registers|Mux54~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~7                                                                                        ; |VCPU|Banco_reg:registers|Mux54~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~8                                                                                        ; |VCPU|Banco_reg:registers|Mux54~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~9                                                                                        ; |VCPU|Banco_reg:registers|Mux54~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux54~10                                                                                       ; |VCPU|Banco_reg:registers|Mux54~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~0                                                                                        ; |VCPU|Banco_reg:registers|Mux53~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~1                                                                                        ; |VCPU|Banco_reg:registers|Mux53~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~2                                                                                        ; |VCPU|Banco_reg:registers|Mux53~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~3                                                                                        ; |VCPU|Banco_reg:registers|Mux53~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~4                                                                                        ; |VCPU|Banco_reg:registers|Mux53~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~5                                                                                        ; |VCPU|Banco_reg:registers|Mux53~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~6                                                                                        ; |VCPU|Banco_reg:registers|Mux53~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~7                                                                                        ; |VCPU|Banco_reg:registers|Mux53~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~8                                                                                        ; |VCPU|Banco_reg:registers|Mux53~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~9                                                                                        ; |VCPU|Banco_reg:registers|Mux53~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux53~10                                                                                       ; |VCPU|Banco_reg:registers|Mux53~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~0                                                                                        ; |VCPU|Banco_reg:registers|Mux52~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~1                                                                                        ; |VCPU|Banco_reg:registers|Mux52~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~2                                                                                        ; |VCPU|Banco_reg:registers|Mux52~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~3                                                                                        ; |VCPU|Banco_reg:registers|Mux52~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~4                                                                                        ; |VCPU|Banco_reg:registers|Mux52~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~5                                                                                        ; |VCPU|Banco_reg:registers|Mux52~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~6                                                                                        ; |VCPU|Banco_reg:registers|Mux52~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~7                                                                                        ; |VCPU|Banco_reg:registers|Mux52~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~8                                                                                        ; |VCPU|Banco_reg:registers|Mux52~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~9                                                                                        ; |VCPU|Banco_reg:registers|Mux52~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux52~10                                                                                       ; |VCPU|Banco_reg:registers|Mux52~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~0                                                                                        ; |VCPU|Banco_reg:registers|Mux51~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~1                                                                                        ; |VCPU|Banco_reg:registers|Mux51~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~2                                                                                        ; |VCPU|Banco_reg:registers|Mux51~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~3                                                                                        ; |VCPU|Banco_reg:registers|Mux51~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~4                                                                                        ; |VCPU|Banco_reg:registers|Mux51~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~5                                                                                        ; |VCPU|Banco_reg:registers|Mux51~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~6                                                                                        ; |VCPU|Banco_reg:registers|Mux51~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~7                                                                                        ; |VCPU|Banco_reg:registers|Mux51~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~8                                                                                        ; |VCPU|Banco_reg:registers|Mux51~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~9                                                                                        ; |VCPU|Banco_reg:registers|Mux51~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux51~10                                                                                       ; |VCPU|Banco_reg:registers|Mux51~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~0                                                                                        ; |VCPU|Banco_reg:registers|Mux50~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~1                                                                                        ; |VCPU|Banco_reg:registers|Mux50~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~2                                                                                        ; |VCPU|Banco_reg:registers|Mux50~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~3                                                                                        ; |VCPU|Banco_reg:registers|Mux50~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~4                                                                                        ; |VCPU|Banco_reg:registers|Mux50~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~5                                                                                        ; |VCPU|Banco_reg:registers|Mux50~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~6                                                                                        ; |VCPU|Banco_reg:registers|Mux50~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~7                                                                                        ; |VCPU|Banco_reg:registers|Mux50~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~8                                                                                        ; |VCPU|Banco_reg:registers|Mux50~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~9                                                                                        ; |VCPU|Banco_reg:registers|Mux50~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux50~10                                                                                       ; |VCPU|Banco_reg:registers|Mux50~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~0                                                                                        ; |VCPU|Banco_reg:registers|Mux49~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~1                                                                                        ; |VCPU|Banco_reg:registers|Mux49~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~2                                                                                        ; |VCPU|Banco_reg:registers|Mux49~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~3                                                                                        ; |VCPU|Banco_reg:registers|Mux49~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~4                                                                                        ; |VCPU|Banco_reg:registers|Mux49~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~5                                                                                        ; |VCPU|Banco_reg:registers|Mux49~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~6                                                                                        ; |VCPU|Banco_reg:registers|Mux49~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~7                                                                                        ; |VCPU|Banco_reg:registers|Mux49~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~8                                                                                        ; |VCPU|Banco_reg:registers|Mux49~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~9                                                                                        ; |VCPU|Banco_reg:registers|Mux49~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux49~10                                                                                       ; |VCPU|Banco_reg:registers|Mux49~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~0                                                                                        ; |VCPU|Banco_reg:registers|Mux48~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~1                                                                                        ; |VCPU|Banco_reg:registers|Mux48~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~2                                                                                        ; |VCPU|Banco_reg:registers|Mux48~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~3                                                                                        ; |VCPU|Banco_reg:registers|Mux48~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~4                                                                                        ; |VCPU|Banco_reg:registers|Mux48~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~5                                                                                        ; |VCPU|Banco_reg:registers|Mux48~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~6                                                                                        ; |VCPU|Banco_reg:registers|Mux48~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~7                                                                                        ; |VCPU|Banco_reg:registers|Mux48~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~8                                                                                        ; |VCPU|Banco_reg:registers|Mux48~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~9                                                                                        ; |VCPU|Banco_reg:registers|Mux48~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux48~10                                                                                       ; |VCPU|Banco_reg:registers|Mux48~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~0                                                                                        ; |VCPU|Banco_reg:registers|Mux47~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~1                                                                                        ; |VCPU|Banco_reg:registers|Mux47~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~2                                                                                        ; |VCPU|Banco_reg:registers|Mux47~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~3                                                                                        ; |VCPU|Banco_reg:registers|Mux47~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~4                                                                                        ; |VCPU|Banco_reg:registers|Mux47~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~5                                                                                        ; |VCPU|Banco_reg:registers|Mux47~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~6                                                                                        ; |VCPU|Banco_reg:registers|Mux47~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~7                                                                                        ; |VCPU|Banco_reg:registers|Mux47~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~8                                                                                        ; |VCPU|Banco_reg:registers|Mux47~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~9                                                                                        ; |VCPU|Banco_reg:registers|Mux47~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux47~10                                                                                       ; |VCPU|Banco_reg:registers|Mux47~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~0                                                                                        ; |VCPU|Banco_reg:registers|Mux46~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~1                                                                                        ; |VCPU|Banco_reg:registers|Mux46~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~2                                                                                        ; |VCPU|Banco_reg:registers|Mux46~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~3                                                                                        ; |VCPU|Banco_reg:registers|Mux46~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~4                                                                                        ; |VCPU|Banco_reg:registers|Mux46~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~5                                                                                        ; |VCPU|Banco_reg:registers|Mux46~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~6                                                                                        ; |VCPU|Banco_reg:registers|Mux46~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~7                                                                                        ; |VCPU|Banco_reg:registers|Mux46~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~8                                                                                        ; |VCPU|Banco_reg:registers|Mux46~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~9                                                                                        ; |VCPU|Banco_reg:registers|Mux46~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux46~10                                                                                       ; |VCPU|Banco_reg:registers|Mux46~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~0                                                                                        ; |VCPU|Banco_reg:registers|Mux45~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~1                                                                                        ; |VCPU|Banco_reg:registers|Mux45~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~2                                                                                        ; |VCPU|Banco_reg:registers|Mux45~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~3                                                                                        ; |VCPU|Banco_reg:registers|Mux45~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~4                                                                                        ; |VCPU|Banco_reg:registers|Mux45~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~5                                                                                        ; |VCPU|Banco_reg:registers|Mux45~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~6                                                                                        ; |VCPU|Banco_reg:registers|Mux45~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~7                                                                                        ; |VCPU|Banco_reg:registers|Mux45~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~8                                                                                        ; |VCPU|Banco_reg:registers|Mux45~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~9                                                                                        ; |VCPU|Banco_reg:registers|Mux45~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux45~10                                                                                       ; |VCPU|Banco_reg:registers|Mux45~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~0                                                                                        ; |VCPU|Banco_reg:registers|Mux44~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~1                                                                                        ; |VCPU|Banco_reg:registers|Mux44~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~2                                                                                        ; |VCPU|Banco_reg:registers|Mux44~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~3                                                                                        ; |VCPU|Banco_reg:registers|Mux44~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~4                                                                                        ; |VCPU|Banco_reg:registers|Mux44~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~5                                                                                        ; |VCPU|Banco_reg:registers|Mux44~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~6                                                                                        ; |VCPU|Banco_reg:registers|Mux44~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~7                                                                                        ; |VCPU|Banco_reg:registers|Mux44~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~8                                                                                        ; |VCPU|Banco_reg:registers|Mux44~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~9                                                                                        ; |VCPU|Banco_reg:registers|Mux44~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux44~10                                                                                       ; |VCPU|Banco_reg:registers|Mux44~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~0                                                                                        ; |VCPU|Banco_reg:registers|Mux43~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~1                                                                                        ; |VCPU|Banco_reg:registers|Mux43~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~2                                                                                        ; |VCPU|Banco_reg:registers|Mux43~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~3                                                                                        ; |VCPU|Banco_reg:registers|Mux43~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~4                                                                                        ; |VCPU|Banco_reg:registers|Mux43~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~5                                                                                        ; |VCPU|Banco_reg:registers|Mux43~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~6                                                                                        ; |VCPU|Banco_reg:registers|Mux43~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~7                                                                                        ; |VCPU|Banco_reg:registers|Mux43~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~8                                                                                        ; |VCPU|Banco_reg:registers|Mux43~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~9                                                                                        ; |VCPU|Banco_reg:registers|Mux43~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux43~10                                                                                       ; |VCPU|Banco_reg:registers|Mux43~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~0                                                                                        ; |VCPU|Banco_reg:registers|Mux42~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~1                                                                                        ; |VCPU|Banco_reg:registers|Mux42~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~2                                                                                        ; |VCPU|Banco_reg:registers|Mux42~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~3                                                                                        ; |VCPU|Banco_reg:registers|Mux42~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~4                                                                                        ; |VCPU|Banco_reg:registers|Mux42~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~5                                                                                        ; |VCPU|Banco_reg:registers|Mux42~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~6                                                                                        ; |VCPU|Banco_reg:registers|Mux42~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~7                                                                                        ; |VCPU|Banco_reg:registers|Mux42~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~8                                                                                        ; |VCPU|Banco_reg:registers|Mux42~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~9                                                                                        ; |VCPU|Banco_reg:registers|Mux42~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux42~10                                                                                       ; |VCPU|Banco_reg:registers|Mux42~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~0                                                                                        ; |VCPU|Banco_reg:registers|Mux41~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~1                                                                                        ; |VCPU|Banco_reg:registers|Mux41~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~2                                                                                        ; |VCPU|Banco_reg:registers|Mux41~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~3                                                                                        ; |VCPU|Banco_reg:registers|Mux41~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~4                                                                                        ; |VCPU|Banco_reg:registers|Mux41~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~5                                                                                        ; |VCPU|Banco_reg:registers|Mux41~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~6                                                                                        ; |VCPU|Banco_reg:registers|Mux41~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~7                                                                                        ; |VCPU|Banco_reg:registers|Mux41~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~8                                                                                        ; |VCPU|Banco_reg:registers|Mux41~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~9                                                                                        ; |VCPU|Banco_reg:registers|Mux41~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux41~10                                                                                       ; |VCPU|Banco_reg:registers|Mux41~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~0                                                                                        ; |VCPU|Banco_reg:registers|Mux40~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~1                                                                                        ; |VCPU|Banco_reg:registers|Mux40~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~2                                                                                        ; |VCPU|Banco_reg:registers|Mux40~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~3                                                                                        ; |VCPU|Banco_reg:registers|Mux40~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~4                                                                                        ; |VCPU|Banco_reg:registers|Mux40~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~5                                                                                        ; |VCPU|Banco_reg:registers|Mux40~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~6                                                                                        ; |VCPU|Banco_reg:registers|Mux40~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~7                                                                                        ; |VCPU|Banco_reg:registers|Mux40~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~8                                                                                        ; |VCPU|Banco_reg:registers|Mux40~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~9                                                                                        ; |VCPU|Banco_reg:registers|Mux40~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux40~10                                                                                       ; |VCPU|Banco_reg:registers|Mux40~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~0                                                                                        ; |VCPU|Banco_reg:registers|Mux39~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~1                                                                                        ; |VCPU|Banco_reg:registers|Mux39~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~2                                                                                        ; |VCPU|Banco_reg:registers|Mux39~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~3                                                                                        ; |VCPU|Banco_reg:registers|Mux39~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~4                                                                                        ; |VCPU|Banco_reg:registers|Mux39~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~5                                                                                        ; |VCPU|Banco_reg:registers|Mux39~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~6                                                                                        ; |VCPU|Banco_reg:registers|Mux39~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~7                                                                                        ; |VCPU|Banco_reg:registers|Mux39~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~8                                                                                        ; |VCPU|Banco_reg:registers|Mux39~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~9                                                                                        ; |VCPU|Banco_reg:registers|Mux39~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux39~10                                                                                       ; |VCPU|Banco_reg:registers|Mux39~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~0                                                                                        ; |VCPU|Banco_reg:registers|Mux38~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~1                                                                                        ; |VCPU|Banco_reg:registers|Mux38~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~2                                                                                        ; |VCPU|Banco_reg:registers|Mux38~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~3                                                                                        ; |VCPU|Banco_reg:registers|Mux38~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~4                                                                                        ; |VCPU|Banco_reg:registers|Mux38~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~5                                                                                        ; |VCPU|Banco_reg:registers|Mux38~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~6                                                                                        ; |VCPU|Banco_reg:registers|Mux38~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~7                                                                                        ; |VCPU|Banco_reg:registers|Mux38~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~8                                                                                        ; |VCPU|Banco_reg:registers|Mux38~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~9                                                                                        ; |VCPU|Banco_reg:registers|Mux38~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux38~10                                                                                       ; |VCPU|Banco_reg:registers|Mux38~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~0                                                                                        ; |VCPU|Banco_reg:registers|Mux37~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~1                                                                                        ; |VCPU|Banco_reg:registers|Mux37~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~2                                                                                        ; |VCPU|Banco_reg:registers|Mux37~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~3                                                                                        ; |VCPU|Banco_reg:registers|Mux37~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~4                                                                                        ; |VCPU|Banco_reg:registers|Mux37~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~5                                                                                        ; |VCPU|Banco_reg:registers|Mux37~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~6                                                                                        ; |VCPU|Banco_reg:registers|Mux37~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~7                                                                                        ; |VCPU|Banco_reg:registers|Mux37~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~8                                                                                        ; |VCPU|Banco_reg:registers|Mux37~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~9                                                                                        ; |VCPU|Banco_reg:registers|Mux37~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux37~10                                                                                       ; |VCPU|Banco_reg:registers|Mux37~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~0                                                                                        ; |VCPU|Banco_reg:registers|Mux36~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~1                                                                                        ; |VCPU|Banco_reg:registers|Mux36~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~2                                                                                        ; |VCPU|Banco_reg:registers|Mux36~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~3                                                                                        ; |VCPU|Banco_reg:registers|Mux36~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~4                                                                                        ; |VCPU|Banco_reg:registers|Mux36~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~5                                                                                        ; |VCPU|Banco_reg:registers|Mux36~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~6                                                                                        ; |VCPU|Banco_reg:registers|Mux36~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~7                                                                                        ; |VCPU|Banco_reg:registers|Mux36~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~8                                                                                        ; |VCPU|Banco_reg:registers|Mux36~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~9                                                                                        ; |VCPU|Banco_reg:registers|Mux36~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux36~10                                                                                       ; |VCPU|Banco_reg:registers|Mux36~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~0                                                                                        ; |VCPU|Banco_reg:registers|Mux35~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~1                                                                                        ; |VCPU|Banco_reg:registers|Mux35~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~2                                                                                        ; |VCPU|Banco_reg:registers|Mux35~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~3                                                                                        ; |VCPU|Banco_reg:registers|Mux35~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~4                                                                                        ; |VCPU|Banco_reg:registers|Mux35~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~5                                                                                        ; |VCPU|Banco_reg:registers|Mux35~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~6                                                                                        ; |VCPU|Banco_reg:registers|Mux35~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~7                                                                                        ; |VCPU|Banco_reg:registers|Mux35~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~8                                                                                        ; |VCPU|Banco_reg:registers|Mux35~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~9                                                                                        ; |VCPU|Banco_reg:registers|Mux35~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux35~10                                                                                       ; |VCPU|Banco_reg:registers|Mux35~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~0                                                                                        ; |VCPU|Banco_reg:registers|Mux34~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~1                                                                                        ; |VCPU|Banco_reg:registers|Mux34~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~2                                                                                        ; |VCPU|Banco_reg:registers|Mux34~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~3                                                                                        ; |VCPU|Banco_reg:registers|Mux34~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~4                                                                                        ; |VCPU|Banco_reg:registers|Mux34~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~5                                                                                        ; |VCPU|Banco_reg:registers|Mux34~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~6                                                                                        ; |VCPU|Banco_reg:registers|Mux34~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~7                                                                                        ; |VCPU|Banco_reg:registers|Mux34~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~8                                                                                        ; |VCPU|Banco_reg:registers|Mux34~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~9                                                                                        ; |VCPU|Banco_reg:registers|Mux34~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux34~10                                                                                       ; |VCPU|Banco_reg:registers|Mux34~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~0                                                                                        ; |VCPU|Banco_reg:registers|Mux33~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~1                                                                                        ; |VCPU|Banco_reg:registers|Mux33~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~2                                                                                        ; |VCPU|Banco_reg:registers|Mux33~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~3                                                                                        ; |VCPU|Banco_reg:registers|Mux33~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~4                                                                                        ; |VCPU|Banco_reg:registers|Mux33~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~5                                                                                        ; |VCPU|Banco_reg:registers|Mux33~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~6                                                                                        ; |VCPU|Banco_reg:registers|Mux33~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~7                                                                                        ; |VCPU|Banco_reg:registers|Mux33~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~8                                                                                        ; |VCPU|Banco_reg:registers|Mux33~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~9                                                                                        ; |VCPU|Banco_reg:registers|Mux33~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux33~10                                                                                       ; |VCPU|Banco_reg:registers|Mux33~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~0                                                                                        ; |VCPU|Banco_reg:registers|Mux32~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~1                                                                                        ; |VCPU|Banco_reg:registers|Mux32~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~2                                                                                        ; |VCPU|Banco_reg:registers|Mux32~2                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~3                                                                                        ; |VCPU|Banco_reg:registers|Mux32~3                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~4                                                                                        ; |VCPU|Banco_reg:registers|Mux32~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~5                                                                                        ; |VCPU|Banco_reg:registers|Mux32~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~6                                                                                        ; |VCPU|Banco_reg:registers|Mux32~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~7                                                                                        ; |VCPU|Banco_reg:registers|Mux32~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~8                                                                                        ; |VCPU|Banco_reg:registers|Mux32~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~9                                                                                        ; |VCPU|Banco_reg:registers|Mux32~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux32~10                                                                                       ; |VCPU|Banco_reg:registers|Mux32~10                                                                                 ; combout          ;
; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[4]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[5]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[5]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[6]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[7]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[8]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                          ; |VCPU|Instr_Reg:IR|Instr15_0[9]                                                                                    ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[10]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[11]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[11]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[12]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[12]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[13]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[14]                                                                                   ; regout           ;
; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                         ; |VCPU|Instr_Reg:IR|Instr15_0[15]                                                                                   ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[6]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[8]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                                     ; |VCPU|Registrador:ALUOutReg|Saida[9]                                                                               ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[10]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[11]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[12]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[15]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[16]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[17]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[18]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[19]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[20]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[21]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[22]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[23]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[24]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[25]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[26]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[27]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[28]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[29]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[30]                                                                              ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                                    ; |VCPU|Registrador:ALUOutReg|Saida[31]                                                                              ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]                                                                               ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]                                                                         ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|ALUorMem                                                                            ; regout           ;
; |VCPU|Ula32:ALU|Mux0~0                                                                                                   ; |VCPU|Ula32:ALU|Mux0~0                                                                                             ; combout          ;
; |VCPU|Ula32:ALU|Mux24~0                                                                                                  ; |VCPU|Ula32:ALU|Mux24~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux22~0                                                                                                  ; |VCPU|Ula32:ALU|Mux22~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[2]~10                                                                                       ; |VCPU|mux_pcSrc:pcSrcMux|out[2]~10                                                                                 ; combout          ;
; |VCPU|Ula32:ALU|Mux21~0                                                                                                  ; |VCPU|Ula32:ALU|Mux21~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[10]~11                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[10]~11                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux20~0                                                                                                  ; |VCPU|Ula32:ALU|Mux20~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux19~0                                                                                                  ; |VCPU|Ula32:ALU|Mux19~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[12]~14                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[12]~14                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux18~0                                                                                                  ; |VCPU|Ula32:ALU|Mux18~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[14]~17                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[14]~17                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux16~0                                                                                                  ; |VCPU|Ula32:ALU|Mux16~0                                                                                            ; combout          ;
; |VCPU|Ula32:ALU|Mux15~0                                                                                                  ; |VCPU|Ula32:ALU|Mux15~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[16]~20                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[16]~20                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux14~0                                                                                                  ; |VCPU|Ula32:ALU|Mux14~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[17]~22                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[17]~22                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux13~0                                                                                                  ; |VCPU|Ula32:ALU|Mux13~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[18]~24                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[18]~24                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux12~0                                                                                                  ; |VCPU|Ula32:ALU|Mux12~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[19]~26                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[19]~26                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux11~0                                                                                                  ; |VCPU|Ula32:ALU|Mux11~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[20]~28                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[20]~28                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux10~0                                                                                                  ; |VCPU|Ula32:ALU|Mux10~0                                                                                            ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[21]~30                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[21]~30                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux9~0                                                                                                   ; |VCPU|Ula32:ALU|Mux9~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[22]~32                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[22]~32                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux8~0                                                                                                   ; |VCPU|Ula32:ALU|Mux8~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[23]~34                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[23]~34                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux7~0                                                                                                   ; |VCPU|Ula32:ALU|Mux7~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[24]~36                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[24]~36                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux6~0                                                                                                   ; |VCPU|Ula32:ALU|Mux6~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[25]~38                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[25]~38                                                                                ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[26]~40                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[26]~40                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux4~0                                                                                                   ; |VCPU|Ula32:ALU|Mux4~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[27]~42                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[27]~42                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux3~0                                                                                                   ; |VCPU|Ula32:ALU|Mux3~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[28]~44                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[28]~44                                                                                ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[29]~46                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[29]~46                                                                                ; combout          ;
; |VCPU|Ula32:ALU|Mux1~0                                                                                                   ; |VCPU|Ula32:ALU|Mux1~0                                                                                             ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[30]~48                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[30]~48                                                                                ; combout          ;
; |VCPU|mux_pcSrc:pcSrcMux|out[31]~50                                                                                      ; |VCPU|mux_pcSrc:pcSrcMux|out[31]~50                                                                                ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MDRWrite                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|MDRWrite                                                                            ; regout           ;
; |VCPU|Registrador:RegisterA|Saida[0]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[0]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux32~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux32~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[1]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[1]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterA|Saida[2]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[2]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterA|Saida[3]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[3]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterA|Saida[4]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[4]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterA|Saida[5]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[5]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux5~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux5~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[6]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[6]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux6~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux6~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[7]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[7]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux7~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux7~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[8]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[8]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux8~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux8~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[9]                                                                                     ; |VCPU|Registrador:RegisterA|Saida[9]                                                                               ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux9~0                                                                                            ; |VCPU|mux_srcA:ALUSrcA|Mux9~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[10]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[10]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux10~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux10~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[11]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[11]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux11~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux11~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[12]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[12]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux12~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux12~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[13]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[13]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux13~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux13~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[14]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[14]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux14~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux14~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[15]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[15]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux15~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux15~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[16]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[16]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux16~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux16~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[17]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[17]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux17~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux17~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[18]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[18]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux18~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux18~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[19]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[19]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux19~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux19~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[20]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[20]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux20~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux20~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[21]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[21]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux21~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux21~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[22]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[22]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux22~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux22~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[23]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[23]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux23~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux23~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[24]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[24]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux24~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux24~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[25]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[25]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux25~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux25~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[26]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[26]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux26~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux26~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[27]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[27]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux27~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux27~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[28]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[28]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux28~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux28~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[29]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[29]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux29~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux29~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[30]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[30]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux30~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux30~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterA|Saida[31]                                                                                    ; |VCPU|Registrador:RegisterA|Saida[31]                                                                              ; regout           ;
; |VCPU|mux_srcA:ALUSrcA|Mux31~0                                                                                           ; |VCPU|mux_srcA:ALUSrcA|Mux31~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[0]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[0]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux32~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux32~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[1]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[1]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[2]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[2]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[3]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[3]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[4]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[4]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[5]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[5]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[6]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[6]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux6~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux6~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[7]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[7]                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[8]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[8]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux8~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux8~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[9]                                                                                     ; |VCPU|Registrador:RegisterB|Saida[9]                                                                               ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux9~0                                                                                            ; |VCPU|mux_srcB:ALUSrcB|Mux9~0                                                                                      ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[10]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[10]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux10~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux10~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[11]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[11]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux11~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux11~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[12]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[12]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux12~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux12~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[13]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[13]                                                                              ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[14]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[14]                                                                              ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[15]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[15]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux15~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux15~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[16]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[16]                                                                              ; regout           ;
; |VCPU|UnidadeControle:CtrlUnit|USExt                                                                                     ; |VCPU|UnidadeControle:CtrlUnit|USExt                                                                               ; regout           ;
; |VCPU|Registrador:RegisterB|Saida[17]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[17]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux17~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux17~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[18]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[18]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux18~1                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux18~1                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|Mux18~2                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux18~2                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[19]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[19]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux19~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux19~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[20]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[20]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux20~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux20~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[21]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[21]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux21~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux21~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[22]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[22]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux22~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux22~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[23]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[23]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux23~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux23~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[24]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[24]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux24~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux24~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[25]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[25]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux25~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux25~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[26]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[26]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux26~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux26~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[27]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[27]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux27~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux27~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[28]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[28]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux28~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux28~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[29]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[29]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux29~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux29~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[30]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[30]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux30~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux30~0                                                                                     ; combout          ;
; |VCPU|Registrador:RegisterB|Saida[31]                                                                                    ; |VCPU|Registrador:RegisterB|Saida[31]                                                                              ; regout           ;
; |VCPU|mux_srcB:ALUSrcB|Mux31~0                                                                                           ; |VCPU|mux_srcB:ALUSrcB|Mux31~0                                                                                     ; combout          ;
; |VCPU|mux_regDst:RegDSTMux|out[1]~4                                                                                      ; |VCPU|mux_regDst:RegDSTMux|out[1]~4                                                                                ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~0                                                                                        ; |VCPU|Banco_reg:registers|Mux95~0                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~1                                                                                        ; |VCPU|Banco_reg:registers|Mux95~1                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~4                                                                                        ; |VCPU|Banco_reg:registers|Mux95~4                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~5                                                                                        ; |VCPU|Banco_reg:registers|Mux95~5                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~6                                                                                        ; |VCPU|Banco_reg:registers|Mux95~6                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~7                                                                                        ; |VCPU|Banco_reg:registers|Mux95~7                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~8                                                                                        ; |VCPU|Banco_reg:registers|Mux95~8                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~9                                                                                        ; |VCPU|Banco_reg:registers|Mux95~9                                                                                  ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~10                                                                                       ; |VCPU|Banco_reg:registers|Mux95~10                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~11                                                                                       ; |VCPU|Banco_reg:registers|Mux95~11                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~12                                                                                       ; |VCPU|Banco_reg:registers|Mux95~12                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~13                                                                                       ; |VCPU|Banco_reg:registers|Mux95~13                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~14                                                                                       ; |VCPU|Banco_reg:registers|Mux95~14                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~16                                                                                       ; |VCPU|Banco_reg:registers|Mux95~16                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~18                                                                                       ; |VCPU|Banco_reg:registers|Mux95~18                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~20                                                                                       ; |VCPU|Banco_reg:registers|Mux95~20                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~21                                                                                       ; |VCPU|Banco_reg:registers|Mux95~21                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~22                                                                                       ; |VCPU|Banco_reg:registers|Mux95~22                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~23                                                                                       ; |VCPU|Banco_reg:registers|Mux95~23                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~25                                                                                       ; |VCPU|Banco_reg:registers|Mux95~25                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~26                                                                                       ; |VCPU|Banco_reg:registers|Mux95~26                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~28                                                                                       ; |VCPU|Banco_reg:registers|Mux95~28                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~29                                                                                       ; |VCPU|Banco_reg:registers|Mux95~29                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~30                                                                                       ; |VCPU|Banco_reg:registers|Mux95~30                                                                                 ; combout          ;
; |VCPU|Banco_reg:registers|Mux95~31                                                                                       ; |VCPU|Banco_reg:registers|Mux95~31                                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[0]~2                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[0]~2                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[1]~3                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[1]~3                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~4                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[7]~4                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~5                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[7]~5                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[2]~8                                                                                  ; |VCPU|mux_memToReg:MemToRegMux|out[2]~8                                                                            ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[5]~18                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[5]~18                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[6]~19                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[6]~19                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[6]~20                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[6]~20                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[7]~21                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[7]~21                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]                                                                            ; regout           ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~23                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[9]~23                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[8]~24                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[8]~24                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[8]~25                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[8]~25                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[8]~26                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[8]~26                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~27                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[9]~27                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~28                                                                                 ; |VCPU|mux_memToReg:MemToRegMux|out[9]~28                                                                           ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[10]~29                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[10]~29                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[10]~30                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[10]~30                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[11]~31                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[11]~31                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[11]~32                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[11]~32                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[12]~33                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[12]~33                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[12]~34                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[12]~34                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[15]~39                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[15]~39                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[15]~40                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[15]~40                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|MemWD[0]                                                                            ; regout           ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~42                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~42                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[16]~43                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[16]~43                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[16]~44                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[16]~44                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[16]~45                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[16]~45                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[17]~46                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[17]~46                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[17]~47                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[17]~47                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[17]~48                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[17]~48                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[18]~49                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[18]~49                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[18]~50                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[18]~50                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[19]~51                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[19]~51                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[19]~52                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[19]~52                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[19]~53                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[19]~53                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[20]~54                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[20]~54                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[20]~55                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[20]~55                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[21]~56                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[21]~56                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[21]~57                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[21]~57                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[21]~58                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[21]~58                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[22]~59                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[22]~59                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[22]~60                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[22]~60                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[23]~61                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[23]~61                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[23]~62                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[23]~62                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[23]~63                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[23]~63                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~64                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~64                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[24]~65                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[24]~65                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[25]~66                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[25]~66                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[25]~67                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[25]~67                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[25]~68                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[25]~68                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[26]~69                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[26]~69                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[26]~70                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[26]~70                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[27]~71                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[27]~71                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[27]~72                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[27]~72                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[27]~73                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[27]~73                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[28]~74                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[28]~74                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[28]~75                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[28]~75                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[29]~76                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[29]~76                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[29]~77                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[29]~77                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[29]~78                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[29]~78                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~79                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[31]~79                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~0                                                                                ; |VCPU|UnidadeControle:CtrlUnit|ALUOp[0]~0                                                                          ; combout          ;
; |VCPU|Ula32:ALU|Overflow                                                                                                 ; |VCPU|Ula32:ALU|Overflow                                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|Mux18~8                                                                             ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~14                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~14                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~24                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                                  ; |VCPU|UnidadeControle:CtrlUnit|Mux18~35                                                                            ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~0                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~0                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~2                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~2                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~3                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~3                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux7~4                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux7~4                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Mux6~1                                                                                    ; |VCPU|UnidadeControle:CtrlUnit|Mux6~1                                                                              ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]                                                                                   ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]                                                                             ; regout           ;
; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[0]~0                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[1]~1                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[4]~4                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[4]~4                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[5]~5                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[5]~5                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[6]~6                                                                                    ; combout          ;
; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                          ; |VCPU|mux_iOrD:IorDMux|out[7]~7                                                                                    ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~2                                                                             ; |VCPU|UnidadeControle:CtrlUnit|PCSource[0]~2                                                                       ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector13~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector13~1                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]~1                                                                                ; |VCPU|UnidadeControle:CtrlUnit|MemWD[1]~1                                                                          ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector24~0                                                                        ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~0                                                                                 ; |VCPU|UnidadeControle:CtrlUnit|IorD[0]~0                                                                           ; combout          ;
; |VCPU|UnidadeControle:CtrlUnit|Selector24~1                                                                              ; |VCPU|UnidadeControle:CtrlUnit|Selector24~1                                                                        ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[30]~80                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[30]~80                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~81                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[31]~81                                                                          ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~82                                                                                ; |VCPU|mux_memToReg:MemToRegMux|out[31]~82                                                                          ; combout          ;
; |VCPU|Ula32:ALU|carry_temp[7]~29                                                                                         ; |VCPU|Ula32:ALU|carry_temp[7]~29                                                                                   ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[5]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[5]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[6]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[6]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[7]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[7]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[8]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[8]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[9]                                                                                            ; |VCPU|mux_srcA:ALUSrcA|out[9]                                                                                      ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[10]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[10]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[11]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[11]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[12]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[12]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[13]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[13]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[14]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[14]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[15]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[15]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[16]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[16]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[17]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[17]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[18]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[18]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[19]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[19]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[20]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[20]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[21]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[21]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[22]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[22]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[23]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[23]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[24]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[24]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[25]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[25]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[26]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[26]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[27]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[27]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[28]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[28]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[29]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[29]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[30]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[30]                                                                                     ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|out[31]                                                                                           ; |VCPU|mux_srcA:ALUSrcA|out[31]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[6]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[6]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[8]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[8]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[9]                                                                                            ; |VCPU|mux_srcB:ALUSrcB|out[9]                                                                                      ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[10]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[10]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[11]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[11]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[12]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[12]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[15]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[15]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[16]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[16]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[17]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[17]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[18]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[18]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[19]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[19]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[20]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[20]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[21]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[21]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[22]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[22]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[23]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[23]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[24]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[24]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[25]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[25]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[26]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[26]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[27]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[27]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[28]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[28]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[29]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[29]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[30]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[30]                                                                                     ; combout          ;
; |VCPU|mux_srcB:ALUSrcB|out[31]                                                                                           ; |VCPU|mux_srcB:ALUSrcB|out[31]                                                                                     ; combout          ;
; |VCPU|~GND                                                                                                               ; |VCPU|~GND                                                                                                         ; combout          ;
; |VCPU|OPCode[0]                                                                                                          ; |VCPU|OPCode[0]                                                                                                    ; padio            ;
; |VCPU|OPCode[1]                                                                                                          ; |VCPU|OPCode[1]                                                                                                    ; padio            ;
; |VCPU|OPCode[2]                                                                                                          ; |VCPU|OPCode[2]                                                                                                    ; padio            ;
; |VCPU|OPCode[4]                                                                                                          ; |VCPU|OPCode[4]                                                                                                    ; padio            ;
; |VCPU|OPCode[5]                                                                                                          ; |VCPU|OPCode[5]                                                                                                    ; padio            ;
; |VCPU|PCOut[0]                                                                                                           ; |VCPU|PCOut[0]                                                                                                     ; padio            ;
; |VCPU|PCOut[1]                                                                                                           ; |VCPU|PCOut[1]                                                                                                     ; padio            ;
; |VCPU|PCOut[4]                                                                                                           ; |VCPU|PCOut[4]                                                                                                     ; padio            ;
; |VCPU|PCOut[5]                                                                                                           ; |VCPU|PCOut[5]                                                                                                     ; padio            ;
; |VCPU|PCOut[6]                                                                                                           ; |VCPU|PCOut[6]                                                                                                     ; padio            ;
; |VCPU|PCOut[7]                                                                                                           ; |VCPU|PCOut[7]                                                                                                     ; padio            ;
; |VCPU|PCOut[8]                                                                                                           ; |VCPU|PCOut[8]                                                                                                     ; padio            ;
; |VCPU|PCOut[9]                                                                                                           ; |VCPU|PCOut[9]                                                                                                     ; padio            ;
; |VCPU|PCOut[10]                                                                                                          ; |VCPU|PCOut[10]                                                                                                    ; padio            ;
; |VCPU|PCOut[11]                                                                                                          ; |VCPU|PCOut[11]                                                                                                    ; padio            ;
; |VCPU|PCOut[12]                                                                                                          ; |VCPU|PCOut[12]                                                                                                    ; padio            ;
; |VCPU|PCOut[13]                                                                                                          ; |VCPU|PCOut[13]                                                                                                    ; padio            ;
; |VCPU|PCOut[14]                                                                                                          ; |VCPU|PCOut[14]                                                                                                    ; padio            ;
; |VCPU|PCOut[15]                                                                                                          ; |VCPU|PCOut[15]                                                                                                    ; padio            ;
; |VCPU|PCOut[16]                                                                                                          ; |VCPU|PCOut[16]                                                                                                    ; padio            ;
; |VCPU|PCOut[17]                                                                                                          ; |VCPU|PCOut[17]                                                                                                    ; padio            ;
; |VCPU|PCOut[18]                                                                                                          ; |VCPU|PCOut[18]                                                                                                    ; padio            ;
; |VCPU|PCOut[19]                                                                                                          ; |VCPU|PCOut[19]                                                                                                    ; padio            ;
; |VCPU|PCOut[20]                                                                                                          ; |VCPU|PCOut[20]                                                                                                    ; padio            ;
; |VCPU|PCOut[21]                                                                                                          ; |VCPU|PCOut[21]                                                                                                    ; padio            ;
; |VCPU|PCOut[22]                                                                                                          ; |VCPU|PCOut[22]                                                                                                    ; padio            ;
; |VCPU|PCOut[23]                                                                                                          ; |VCPU|PCOut[23]                                                                                                    ; padio            ;
; |VCPU|PCOut[24]                                                                                                          ; |VCPU|PCOut[24]                                                                                                    ; padio            ;
; |VCPU|PCOut[25]                                                                                                          ; |VCPU|PCOut[25]                                                                                                    ; padio            ;
; |VCPU|PCOut[26]                                                                                                          ; |VCPU|PCOut[26]                                                                                                    ; padio            ;
; |VCPU|PCOut[27]                                                                                                          ; |VCPU|PCOut[27]                                                                                                    ; padio            ;
; |VCPU|PCOut[28]                                                                                                          ; |VCPU|PCOut[28]                                                                                                    ; padio            ;
; |VCPU|PCOut[29]                                                                                                          ; |VCPU|PCOut[29]                                                                                                    ; padio            ;
; |VCPU|PCOut[30]                                                                                                          ; |VCPU|PCOut[30]                                                                                                    ; padio            ;
; |VCPU|PCOut[31]                                                                                                          ; |VCPU|PCOut[31]                                                                                                    ; padio            ;
; |VCPU|EPCOut[0]                                                                                                          ; |VCPU|EPCOut[0]                                                                                                    ; padio            ;
; |VCPU|EPCOut[1]                                                                                                          ; |VCPU|EPCOut[1]                                                                                                    ; padio            ;
; |VCPU|EPCOut[2]                                                                                                          ; |VCPU|EPCOut[2]                                                                                                    ; padio            ;
; |VCPU|EPCOut[3]                                                                                                          ; |VCPU|EPCOut[3]                                                                                                    ; padio            ;
; |VCPU|EPCOut[4]                                                                                                          ; |VCPU|EPCOut[4]                                                                                                    ; padio            ;
; |VCPU|EPCOut[5]                                                                                                          ; |VCPU|EPCOut[5]                                                                                                    ; padio            ;
; |VCPU|EPCOut[6]                                                                                                          ; |VCPU|EPCOut[6]                                                                                                    ; padio            ;
; |VCPU|EPCOut[7]                                                                                                          ; |VCPU|EPCOut[7]                                                                                                    ; padio            ;
; |VCPU|EPCOut[8]                                                                                                          ; |VCPU|EPCOut[8]                                                                                                    ; padio            ;
; |VCPU|EPCOut[9]                                                                                                          ; |VCPU|EPCOut[9]                                                                                                    ; padio            ;
; |VCPU|EPCOut[10]                                                                                                         ; |VCPU|EPCOut[10]                                                                                                   ; padio            ;
; |VCPU|EPCOut[11]                                                                                                         ; |VCPU|EPCOut[11]                                                                                                   ; padio            ;
; |VCPU|EPCOut[12]                                                                                                         ; |VCPU|EPCOut[12]                                                                                                   ; padio            ;
; |VCPU|EPCOut[13]                                                                                                         ; |VCPU|EPCOut[13]                                                                                                   ; padio            ;
; |VCPU|EPCOut[14]                                                                                                         ; |VCPU|EPCOut[14]                                                                                                   ; padio            ;
; |VCPU|EPCOut[15]                                                                                                         ; |VCPU|EPCOut[15]                                                                                                   ; padio            ;
; |VCPU|EPCOut[16]                                                                                                         ; |VCPU|EPCOut[16]                                                                                                   ; padio            ;
; |VCPU|EPCOut[17]                                                                                                         ; |VCPU|EPCOut[17]                                                                                                   ; padio            ;
; |VCPU|EPCOut[18]                                                                                                         ; |VCPU|EPCOut[18]                                                                                                   ; padio            ;
; |VCPU|EPCOut[19]                                                                                                         ; |VCPU|EPCOut[19]                                                                                                   ; padio            ;
; |VCPU|EPCOut[20]                                                                                                         ; |VCPU|EPCOut[20]                                                                                                   ; padio            ;
; |VCPU|EPCOut[21]                                                                                                         ; |VCPU|EPCOut[21]                                                                                                   ; padio            ;
; |VCPU|EPCOut[22]                                                                                                         ; |VCPU|EPCOut[22]                                                                                                   ; padio            ;
; |VCPU|EPCOut[23]                                                                                                         ; |VCPU|EPCOut[23]                                                                                                   ; padio            ;
; |VCPU|EPCOut[24]                                                                                                         ; |VCPU|EPCOut[24]                                                                                                   ; padio            ;
; |VCPU|EPCOut[25]                                                                                                         ; |VCPU|EPCOut[25]                                                                                                   ; padio            ;
; |VCPU|EPCOut[26]                                                                                                         ; |VCPU|EPCOut[26]                                                                                                   ; padio            ;
; |VCPU|EPCOut[27]                                                                                                         ; |VCPU|EPCOut[27]                                                                                                   ; padio            ;
; |VCPU|EPCOut[28]                                                                                                         ; |VCPU|EPCOut[28]                                                                                                   ; padio            ;
; |VCPU|EPCOut[29]                                                                                                         ; |VCPU|EPCOut[29]                                                                                                   ; padio            ;
; |VCPU|EPCOut[30]                                                                                                         ; |VCPU|EPCOut[30]                                                                                                   ; padio            ;
; |VCPU|EPCOut[31]                                                                                                         ; |VCPU|EPCOut[31]                                                                                                   ; padio            ;
; |VCPU|MDROut[4]                                                                                                          ; |VCPU|MDROut[4]                                                                                                    ; padio            ;
; |VCPU|MDROut[6]                                                                                                          ; |VCPU|MDROut[6]                                                                                                    ; padio            ;
; |VCPU|MDROut[7]                                                                                                          ; |VCPU|MDROut[7]                                                                                                    ; padio            ;
; |VCPU|MDROut[8]                                                                                                          ; |VCPU|MDROut[8]                                                                                                    ; padio            ;
; |VCPU|MDROut[9]                                                                                                          ; |VCPU|MDROut[9]                                                                                                    ; padio            ;
; |VCPU|MDROut[10]                                                                                                         ; |VCPU|MDROut[10]                                                                                                   ; padio            ;
; |VCPU|MDROut[13]                                                                                                         ; |VCPU|MDROut[13]                                                                                                   ; padio            ;
; |VCPU|MDROut[14]                                                                                                         ; |VCPU|MDROut[14]                                                                                                   ; padio            ;
; |VCPU|MDROut[15]                                                                                                         ; |VCPU|MDROut[15]                                                                                                   ; padio            ;
; |VCPU|MDROut[18]                                                                                                         ; |VCPU|MDROut[18]                                                                                                   ; padio            ;
; |VCPU|MDROut[19]                                                                                                         ; |VCPU|MDROut[19]                                                                                                   ; padio            ;
; |VCPU|MDROut[20]                                                                                                         ; |VCPU|MDROut[20]                                                                                                   ; padio            ;
; |VCPU|MDROut[23]                                                                                                         ; |VCPU|MDROut[23]                                                                                                   ; padio            ;
; |VCPU|MDROut[24]                                                                                                         ; |VCPU|MDROut[24]                                                                                                   ; padio            ;
; |VCPU|MDROut[25]                                                                                                         ; |VCPU|MDROut[25]                                                                                                   ; padio            ;
; |VCPU|MDROut[26]                                                                                                         ; |VCPU|MDROut[26]                                                                                                   ; padio            ;
; |VCPU|MDROut[27]                                                                                                         ; |VCPU|MDROut[27]                                                                                                   ; padio            ;
; |VCPU|MDROut[28]                                                                                                         ; |VCPU|MDROut[28]                                                                                                   ; padio            ;
; |VCPU|MDROut[30]                                                                                                         ; |VCPU|MDROut[30]                                                                                                   ; padio            ;
; |VCPU|MDROut[31]                                                                                                         ; |VCPU|MDROut[31]                                                                                                   ; padio            ;
; |VCPU|AluSrcAOut[5]                                                                                                      ; |VCPU|AluSrcAOut[5]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[6]                                                                                                      ; |VCPU|AluSrcAOut[6]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[7]                                                                                                      ; |VCPU|AluSrcAOut[7]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[8]                                                                                                      ; |VCPU|AluSrcAOut[8]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[9]                                                                                                      ; |VCPU|AluSrcAOut[9]                                                                                                ; padio            ;
; |VCPU|AluSrcAOut[10]                                                                                                     ; |VCPU|AluSrcAOut[10]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[11]                                                                                                     ; |VCPU|AluSrcAOut[11]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[12]                                                                                                     ; |VCPU|AluSrcAOut[12]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[13]                                                                                                     ; |VCPU|AluSrcAOut[13]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[14]                                                                                                     ; |VCPU|AluSrcAOut[14]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[15]                                                                                                     ; |VCPU|AluSrcAOut[15]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[16]                                                                                                     ; |VCPU|AluSrcAOut[16]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[17]                                                                                                     ; |VCPU|AluSrcAOut[17]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[18]                                                                                                     ; |VCPU|AluSrcAOut[18]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[19]                                                                                                     ; |VCPU|AluSrcAOut[19]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[20]                                                                                                     ; |VCPU|AluSrcAOut[20]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[21]                                                                                                     ; |VCPU|AluSrcAOut[21]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[22]                                                                                                     ; |VCPU|AluSrcAOut[22]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[23]                                                                                                     ; |VCPU|AluSrcAOut[23]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[24]                                                                                                     ; |VCPU|AluSrcAOut[24]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[25]                                                                                                     ; |VCPU|AluSrcAOut[25]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[26]                                                                                                     ; |VCPU|AluSrcAOut[26]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[27]                                                                                                     ; |VCPU|AluSrcAOut[27]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[28]                                                                                                     ; |VCPU|AluSrcAOut[28]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[29]                                                                                                     ; |VCPU|AluSrcAOut[29]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[30]                                                                                                     ; |VCPU|AluSrcAOut[30]                                                                                               ; padio            ;
; |VCPU|AluSrcAOut[31]                                                                                                     ; |VCPU|AluSrcAOut[31]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[6]                                                                                                      ; |VCPU|AluSrcBOut[6]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[8]                                                                                                      ; |VCPU|AluSrcBOut[8]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[9]                                                                                                      ; |VCPU|AluSrcBOut[9]                                                                                                ; padio            ;
; |VCPU|AluSrcBOut[10]                                                                                                     ; |VCPU|AluSrcBOut[10]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[11]                                                                                                     ; |VCPU|AluSrcBOut[11]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[12]                                                                                                     ; |VCPU|AluSrcBOut[12]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[15]                                                                                                     ; |VCPU|AluSrcBOut[15]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[16]                                                                                                     ; |VCPU|AluSrcBOut[16]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[17]                                                                                                     ; |VCPU|AluSrcBOut[17]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[18]                                                                                                     ; |VCPU|AluSrcBOut[18]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[19]                                                                                                     ; |VCPU|AluSrcBOut[19]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[20]                                                                                                     ; |VCPU|AluSrcBOut[20]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[21]                                                                                                     ; |VCPU|AluSrcBOut[21]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[22]                                                                                                     ; |VCPU|AluSrcBOut[22]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[23]                                                                                                     ; |VCPU|AluSrcBOut[23]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[24]                                                                                                     ; |VCPU|AluSrcBOut[24]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[25]                                                                                                     ; |VCPU|AluSrcBOut[25]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[26]                                                                                                     ; |VCPU|AluSrcBOut[26]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[27]                                                                                                     ; |VCPU|AluSrcBOut[27]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[28]                                                                                                     ; |VCPU|AluSrcBOut[28]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[29]                                                                                                     ; |VCPU|AluSrcBOut[29]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[30]                                                                                                     ; |VCPU|AluSrcBOut[30]                                                                                               ; padio            ;
; |VCPU|AluSrcBOut[31]                                                                                                     ; |VCPU|AluSrcBOut[31]                                                                                               ; padio            ;
; |VCPU|RegAIn[4]                                                                                                          ; |VCPU|RegAIn[4]                                                                                                    ; padio            ;
; |VCPU|RegAIn[5]                                                                                                          ; |VCPU|RegAIn[5]                                                                                                    ; padio            ;
; |VCPU|RegAIn[6]                                                                                                          ; |VCPU|RegAIn[6]                                                                                                    ; padio            ;
; |VCPU|RegAIn[7]                                                                                                          ; |VCPU|RegAIn[7]                                                                                                    ; padio            ;
; |VCPU|RegAIn[8]                                                                                                          ; |VCPU|RegAIn[8]                                                                                                    ; padio            ;
; |VCPU|RegAIn[9]                                                                                                          ; |VCPU|RegAIn[9]                                                                                                    ; padio            ;
; |VCPU|RegAIn[10]                                                                                                         ; |VCPU|RegAIn[10]                                                                                                   ; padio            ;
; |VCPU|RegAIn[11]                                                                                                         ; |VCPU|RegAIn[11]                                                                                                   ; padio            ;
; |VCPU|RegAIn[12]                                                                                                         ; |VCPU|RegAIn[12]                                                                                                   ; padio            ;
; |VCPU|RegAIn[13]                                                                                                         ; |VCPU|RegAIn[13]                                                                                                   ; padio            ;
; |VCPU|RegAIn[14]                                                                                                         ; |VCPU|RegAIn[14]                                                                                                   ; padio            ;
; |VCPU|RegAIn[15]                                                                                                         ; |VCPU|RegAIn[15]                                                                                                   ; padio            ;
; |VCPU|RegAIn[16]                                                                                                         ; |VCPU|RegAIn[16]                                                                                                   ; padio            ;
; |VCPU|RegAIn[17]                                                                                                         ; |VCPU|RegAIn[17]                                                                                                   ; padio            ;
; |VCPU|RegAIn[18]                                                                                                         ; |VCPU|RegAIn[18]                                                                                                   ; padio            ;
; |VCPU|RegAIn[19]                                                                                                         ; |VCPU|RegAIn[19]                                                                                                   ; padio            ;
; |VCPU|RegAIn[20]                                                                                                         ; |VCPU|RegAIn[20]                                                                                                   ; padio            ;
; |VCPU|RegAIn[21]                                                                                                         ; |VCPU|RegAIn[21]                                                                                                   ; padio            ;
; |VCPU|RegAIn[22]                                                                                                         ; |VCPU|RegAIn[22]                                                                                                   ; padio            ;
; |VCPU|RegAIn[23]                                                                                                         ; |VCPU|RegAIn[23]                                                                                                   ; padio            ;
; |VCPU|RegAIn[24]                                                                                                         ; |VCPU|RegAIn[24]                                                                                                   ; padio            ;
; |VCPU|RegAIn[25]                                                                                                         ; |VCPU|RegAIn[25]                                                                                                   ; padio            ;
; |VCPU|RegAIn[26]                                                                                                         ; |VCPU|RegAIn[26]                                                                                                   ; padio            ;
; |VCPU|RegAIn[27]                                                                                                         ; |VCPU|RegAIn[27]                                                                                                   ; padio            ;
; |VCPU|RegAIn[28]                                                                                                         ; |VCPU|RegAIn[28]                                                                                                   ; padio            ;
; |VCPU|RegAIn[29]                                                                                                         ; |VCPU|RegAIn[29]                                                                                                   ; padio            ;
; |VCPU|RegAIn[30]                                                                                                         ; |VCPU|RegAIn[30]                                                                                                   ; padio            ;
; |VCPU|RegAIn[31]                                                                                                         ; |VCPU|RegAIn[31]                                                                                                   ; padio            ;
; |VCPU|RegBIn[4]                                                                                                          ; |VCPU|RegBIn[4]                                                                                                    ; padio            ;
; |VCPU|RegBIn[5]                                                                                                          ; |VCPU|RegBIn[5]                                                                                                    ; padio            ;
; |VCPU|RegBIn[6]                                                                                                          ; |VCPU|RegBIn[6]                                                                                                    ; padio            ;
; |VCPU|RegBIn[7]                                                                                                          ; |VCPU|RegBIn[7]                                                                                                    ; padio            ;
; |VCPU|RegBIn[8]                                                                                                          ; |VCPU|RegBIn[8]                                                                                                    ; padio            ;
; |VCPU|RegBIn[9]                                                                                                          ; |VCPU|RegBIn[9]                                                                                                    ; padio            ;
; |VCPU|RegBIn[10]                                                                                                         ; |VCPU|RegBIn[10]                                                                                                   ; padio            ;
; |VCPU|RegBIn[11]                                                                                                         ; |VCPU|RegBIn[11]                                                                                                   ; padio            ;
; |VCPU|RegBIn[12]                                                                                                         ; |VCPU|RegBIn[12]                                                                                                   ; padio            ;
; |VCPU|RegBIn[13]                                                                                                         ; |VCPU|RegBIn[13]                                                                                                   ; padio            ;
; |VCPU|RegBIn[14]                                                                                                         ; |VCPU|RegBIn[14]                                                                                                   ; padio            ;
; |VCPU|RegBIn[15]                                                                                                         ; |VCPU|RegBIn[15]                                                                                                   ; padio            ;
; |VCPU|RegBIn[16]                                                                                                         ; |VCPU|RegBIn[16]                                                                                                   ; padio            ;
; |VCPU|RegBIn[17]                                                                                                         ; |VCPU|RegBIn[17]                                                                                                   ; padio            ;
; |VCPU|RegBIn[18]                                                                                                         ; |VCPU|RegBIn[18]                                                                                                   ; padio            ;
; |VCPU|RegBIn[19]                                                                                                         ; |VCPU|RegBIn[19]                                                                                                   ; padio            ;
; |VCPU|RegBIn[20]                                                                                                         ; |VCPU|RegBIn[20]                                                                                                   ; padio            ;
; |VCPU|RegBIn[21]                                                                                                         ; |VCPU|RegBIn[21]                                                                                                   ; padio            ;
; |VCPU|RegBIn[22]                                                                                                         ; |VCPU|RegBIn[22]                                                                                                   ; padio            ;
; |VCPU|RegBIn[23]                                                                                                         ; |VCPU|RegBIn[23]                                                                                                   ; padio            ;
; |VCPU|RegBIn[24]                                                                                                         ; |VCPU|RegBIn[24]                                                                                                   ; padio            ;
; |VCPU|RegBIn[25]                                                                                                         ; |VCPU|RegBIn[25]                                                                                                   ; padio            ;
; |VCPU|RegBIn[26]                                                                                                         ; |VCPU|RegBIn[26]                                                                                                   ; padio            ;
; |VCPU|RegBIn[27]                                                                                                         ; |VCPU|RegBIn[27]                                                                                                   ; padio            ;
; |VCPU|RegBIn[28]                                                                                                         ; |VCPU|RegBIn[28]                                                                                                   ; padio            ;
; |VCPU|RegBIn[29]                                                                                                         ; |VCPU|RegBIn[29]                                                                                                   ; padio            ;
; |VCPU|RegBIn[30]                                                                                                         ; |VCPU|RegBIn[30]                                                                                                   ; padio            ;
; |VCPU|RegBIn[31]                                                                                                         ; |VCPU|RegBIn[31]                                                                                                   ; padio            ;
; |VCPU|AluSrcA[0]                                                                                                         ; |VCPU|AluSrcA[0]                                                                                                   ; padio            ;
; |VCPU|rs[1]                                                                                                              ; |VCPU|rs[1]                                                                                                        ; padio            ;
; |VCPU|rs[2]                                                                                                              ; |VCPU|rs[2]                                                                                                        ; padio            ;
; |VCPU|rs[3]                                                                                                              ; |VCPU|rs[3]                                                                                                        ; padio            ;
; |VCPU|rs[4]                                                                                                              ; |VCPU|rs[4]                                                                                                        ; padio            ;
; |VCPU|rt[0]                                                                                                              ; |VCPU|rt[0]                                                                                                        ; padio            ;
; |VCPU|rt[1]                                                                                                              ; |VCPU|rt[1]                                                                                                        ; padio            ;
; |VCPU|rt[2]                                                                                                              ; |VCPU|rt[2]                                                                                                        ; padio            ;
; |VCPU|rt[3]                                                                                                              ; |VCPU|rt[3]                                                                                                        ; padio            ;
; |VCPU|rt[4]                                                                                                              ; |VCPU|rt[4]                                                                                                        ; padio            ;
; |VCPU|inst15_0[4]                                                                                                        ; |VCPU|inst15_0[4]                                                                                                  ; padio            ;
; |VCPU|inst15_0[5]                                                                                                        ; |VCPU|inst15_0[5]                                                                                                  ; padio            ;
; |VCPU|inst15_0[6]                                                                                                        ; |VCPU|inst15_0[6]                                                                                                  ; padio            ;
; |VCPU|inst15_0[7]                                                                                                        ; |VCPU|inst15_0[7]                                                                                                  ; padio            ;
; |VCPU|inst15_0[8]                                                                                                        ; |VCPU|inst15_0[8]                                                                                                  ; padio            ;
; |VCPU|inst15_0[9]                                                                                                        ; |VCPU|inst15_0[9]                                                                                                  ; padio            ;
; |VCPU|inst15_0[10]                                                                                                       ; |VCPU|inst15_0[10]                                                                                                 ; padio            ;
; |VCPU|inst15_0[11]                                                                                                       ; |VCPU|inst15_0[11]                                                                                                 ; padio            ;
; |VCPU|inst15_0[12]                                                                                                       ; |VCPU|inst15_0[12]                                                                                                 ; padio            ;
; |VCPU|inst15_0[13]                                                                                                       ; |VCPU|inst15_0[13]                                                                                                 ; padio            ;
; |VCPU|inst15_0[14]                                                                                                       ; |VCPU|inst15_0[14]                                                                                                 ; padio            ;
; |VCPU|inst15_0[15]                                                                                                       ; |VCPU|inst15_0[15]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[6]                                                                                                       ; |VCPU|ALURegOut[6]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[8]                                                                                                       ; |VCPU|ALURegOut[8]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[9]                                                                                                       ; |VCPU|ALURegOut[9]                                                                                                 ; padio            ;
; |VCPU|ALURegOut[10]                                                                                                      ; |VCPU|ALURegOut[10]                                                                                                ; padio            ;
; |VCPU|ALURegOut[11]                                                                                                      ; |VCPU|ALURegOut[11]                                                                                                ; padio            ;
; |VCPU|ALURegOut[12]                                                                                                      ; |VCPU|ALURegOut[12]                                                                                                ; padio            ;
; |VCPU|ALURegOut[15]                                                                                                      ; |VCPU|ALURegOut[15]                                                                                                ; padio            ;
; |VCPU|ALURegOut[16]                                                                                                      ; |VCPU|ALURegOut[16]                                                                                                ; padio            ;
; |VCPU|ALURegOut[17]                                                                                                      ; |VCPU|ALURegOut[17]                                                                                                ; padio            ;
; |VCPU|ALURegOut[18]                                                                                                      ; |VCPU|ALURegOut[18]                                                                                                ; padio            ;
; |VCPU|ALURegOut[19]                                                                                                      ; |VCPU|ALURegOut[19]                                                                                                ; padio            ;
; |VCPU|ALURegOut[20]                                                                                                      ; |VCPU|ALURegOut[20]                                                                                                ; padio            ;
; |VCPU|ALURegOut[21]                                                                                                      ; |VCPU|ALURegOut[21]                                                                                                ; padio            ;
; |VCPU|ALURegOut[22]                                                                                                      ; |VCPU|ALURegOut[22]                                                                                                ; padio            ;
; |VCPU|ALURegOut[23]                                                                                                      ; |VCPU|ALURegOut[23]                                                                                                ; padio            ;
; |VCPU|ALURegOut[24]                                                                                                      ; |VCPU|ALURegOut[24]                                                                                                ; padio            ;
; |VCPU|ALURegOut[25]                                                                                                      ; |VCPU|ALURegOut[25]                                                                                                ; padio            ;
; |VCPU|ALURegOut[26]                                                                                                      ; |VCPU|ALURegOut[26]                                                                                                ; padio            ;
; |VCPU|ALURegOut[27]                                                                                                      ; |VCPU|ALURegOut[27]                                                                                                ; padio            ;
; |VCPU|ALURegOut[28]                                                                                                      ; |VCPU|ALURegOut[28]                                                                                                ; padio            ;
; |VCPU|ALURegOut[29]                                                                                                      ; |VCPU|ALURegOut[29]                                                                                                ; padio            ;
; |VCPU|ALURegOut[30]                                                                                                      ; |VCPU|ALURegOut[30]                                                                                                ; padio            ;
; |VCPU|ALURegOut[31]                                                                                                      ; |VCPU|ALURegOut[31]                                                                                                ; padio            ;
; |VCPU|reset                                                                                                              ; |VCPU|reset~corein                                                                                                 ; combout          ;
; |VCPU|mux_srcA:ALUSrcA|Mux32~0clkctrl                                                                                    ; |VCPU|mux_srcA:ALUSrcA|Mux32~0clkctrl                                                                              ; outclk           ;
; |VCPU|reset~clkctrl                                                                                                      ; |VCPU|reset~clkctrl                                                                                                ; outclk           ;
; |VCPU|mux_srcB:ALUSrcB|Mux32~0clkctrl                                                                                    ; |VCPU|mux_srcB:ALUSrcB|Mux32~0clkctrl                                                                              ; outclk           ;
; |VCPU|mux_memToReg:MemToRegMux|out[9]~28DUPLICATE                                                                        ; |VCPU|mux_memToReg:MemToRegMux|out[9]~28DUPLICATE                                                                  ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[15]~40DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[15]~40DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[20]~55DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[20]~55DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[26]~70DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[26]~70DUPLICATE                                                                 ; combout          ;
; |VCPU|mux_memToReg:MemToRegMux|out[31]~79DUPLICATE                                                                       ; |VCPU|mux_memToReg:MemToRegMux|out[31]~79DUPLICATE                                                                 ; combout          ;
; |VCPU|Registrador:ALUOutReg|Saida[10]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[10]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Registrador:ALUOutReg|Saida[21]~DUPLICATE                                                                          ; |VCPU|Registrador:ALUOutReg|Saida[21]~DUPLICATE                                                                    ; regout           ;
; |VCPU|Banco_reg:registers|Reg28[30]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[30]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[30]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[30]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg31[30]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg31[30]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg3[30]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg3[30]~feeder                                                                          ; combout          ;
; |VCPU|Registrador:PC|Saida[4]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[4]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[6]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[6]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[7]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[7]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[8]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[8]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[9]~feeder                                                                                     ; |VCPU|Registrador:PC|Saida[9]~feeder                                                                               ; combout          ;
; |VCPU|Registrador:PC|Saida[10]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[10]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[13]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[13]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[14]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[14]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[15]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[15]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[18]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[18]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[19]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[19]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[20]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[20]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[23]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[23]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[24]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[24]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[25]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[25]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[26]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[26]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[27]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[27]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[28]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[28]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[30]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[30]~feeder                                                                              ; combout          ;
; |VCPU|Registrador:PC|Saida[31]~feeder                                                                                    ; |VCPU|Registrador:PC|Saida[31]~feeder                                                                              ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[8]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg24[8]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg10[11]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg10[11]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg26[11]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg26[11]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg19[16]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg19[16]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[17]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[17]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg10[17]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg10[17]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[17]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[17]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[18]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg24[18]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[20]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[20]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[20]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[20]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[21]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[21]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[21]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[21]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg14[21]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg14[21]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[21]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg7[21]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[22]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[22]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg27[22]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg27[22]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg31[22]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg31[22]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[23]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[23]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[23]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[23]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[23]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[23]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[24]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[24]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[25]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[25]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[25]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[25]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[25]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[25]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[26]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg7[26]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg24[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg8[26]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg8[26]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg23[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg23[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[26]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[26]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg30[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg30[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[27]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[27]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg10[28]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg10[28]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg26[28]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg26[28]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg7[28]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg7[28]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg24[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg24[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg3[29]~feeder                                                                                ; |VCPU|Banco_reg:registers|Reg3[29]~feeder                                                                          ; combout          ;
; |VCPU|Banco_reg:registers|Reg11[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg11[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg15[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg15[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg12[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg12[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg28[29]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg28[29]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg19[31]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg19[31]~feeder                                                                         ; combout          ;
; |VCPU|Banco_reg:registers|Reg23[31]~feeder                                                                               ; |VCPU|Banco_reg:registers|Reg23[31]~feeder                                                                         ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 19:35:47 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware
Info: Using vector source file "C:/Users/lcsl/Downloads/infrahardware/ProjetoVerilog/CPUWForm.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|VCPU|mult:MULTOp|doing.00" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|VCPU|mult:MULTOp|doing.10" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|VCPU|mult:MULTOp|doing.01" was synthesized away
Warning: Ignored node in vector source file. Can't find corresponding node name "UnidadeControle:CtrlUnit|PCCond[1]" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "UnidadeControle:CtrlUnit|PCCond[0]" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      19.07 %
Info: Number of transitions in simulation is 7437
Info: Quartus II Simulator was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Fri May 17 19:35:49 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


