<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: STM32L0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">STM32L0</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span><span onclick="javascript:toggleLevel(5);">5</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><a class="el" href="group__CM3__defines.html" target="_self">CM3 Defines</a></td><td class="desc">Defined Constants and Types for Cortex M3 core features </td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__debugging.html" target="_self">Debugging</a></td><td class="desc">Macros and functions to aid in debugging </td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_1_" class="arrow" onclick="toggleFolder('0_1_')">&#9658;</span><a class="el" href="group__CM3__cortex__defines.html" target="_self">Cortex Core Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex Core </b> </td></tr>
<tr id="row_0_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__cortex__atomic__defines.html" target="_self">Cortex Core Atomic support Defines</a></td><td class="desc">Atomic operation support </td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__dwt.html" target="_self">Cortex-M Data Watch and Trace unit.</a></td><td class="desc">System Control Space (SCS) =&gt; Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_0_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__fpb.html" target="_self">Cortex-M Flash Patch and Breakpoint (FPB) unit</a></td><td class="desc"></td></tr>
<tr id="row_0_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__itm.html" target="_self">Cortex-M Instrumentation Trace Macrocell (ITM)</a></td><td class="desc"></td></tr>
<tr id="row_0_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_5_" class="arrow" onclick="toggleFolder('0_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__defines.html" target="_self">Cortex-M MPU Defines</a></td><td class="desc"><b>libopencm3 Cortex Memory Protection Unit</b> </td></tr>
<tr id="row_0_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__registers.html" target="_self">MPU Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__type.html" target="_self">MPU TYPE register fields</a></td><td class="desc">The MPU_TYPE register is always available, even if the MPU is not implemented </td></tr>
<tr id="row_0_5_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__ctrl.html" target="_self">MPU CTRL register fields</a></td><td class="desc">Defines for the Control Register </td></tr>
<tr id="row_0_5_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rnr.html" target="_self">MPU RNR register fields</a></td><td class="desc">Defines for the Region Number Register </td></tr>
<tr id="row_0_5_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rbar.html" target="_self">MPU RBAR register fields</a></td><td class="desc">Defines for the Region Base Address Register </td></tr>
<tr id="row_0_5_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_5_5_" class="arrow" onclick="toggleFolder('0_5_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__rasr.html" target="_self">MPU RASR register fields</a></td><td class="desc">Defines for the Region Attribute and Size Register </td></tr>
<tr id="row_0_5_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__mpu__rasr__attributes.html" target="_self">MPU RASR Attributes</a></td><td class="desc">Not all attributes are available on v6m </td></tr>
<tr id="row_0_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_6_" class="arrow" onclick="toggleFolder('0_6_')">&#9658;</span><a class="el" href="group__CM3__nvic__defines.html" target="_self">Cortex-M NVIC Defines</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_0_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__registers.html" target="_self">NVIC Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_6_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__sysint.html" target="_self">Cortex M0/M3/M4 System Interrupts</a></td><td class="desc">IRQ numbers -3 and -6 to -9 are reserved </td></tr>
<tr id="row_0_6_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__defines__irqs.html" target="_self">User interrupts for STM32 L0 series</a></td><td class="desc"></td></tr>
<tr id="row_0_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_7_" class="arrow" onclick="toggleFolder('0_7_')">&#9658;</span><a class="el" href="group__cm__scb.html" target="_self">Cortex-M System Control Block</a></td><td class="desc">The System Control Block is a section of the System Control Space </td></tr>
<tr id="row_0_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scb__registers.html" target="_self">SCB Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_7_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__cpuid__values.html" target="_self">SCB_CPUID Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__icsr__values.html" target="_self">SCB_ICSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__vtor__values.html" target="_self">SCB_VTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__aicr__values.html" target="_self">SCB_AICR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__scr__values.html" target="_self">SCB_SCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__ccr__values.html" target="_self">SCB_CCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_8_" class="arrow" onclick="toggleFolder('0_8_')">&#9658;</span><a class="el" href="group__cm__scs.html" target="_self">Cortex-M System Control Space</a></td><td class="desc">The System Control Space (SCS) is a memory-mapped 4KB address space that provides 32-bit registers for configuration, status reporting and control </td></tr>
<tr id="row_0_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scs__registers.html" target="_self">SCS Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_9_" class="arrow" onclick="toggleFolder('0_9_')">&#9658;</span><a class="el" href="group__CM3__systick__defines.html" target="_self">Cortex-M SysTick Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex SysTick </b> </td></tr>
<tr id="row_0_9_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_9_0_" class="arrow" onclick="toggleFolder('0_9_0_')">&#9658;</span><a class="el" href="group__STK__CSR__VALUES.html" target="_self">STK_CSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__systick__clksource.html" target="_self">Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_0_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__RVR__VALUES.html" target="_self">STK_RVR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__CALIB__VALUES.html" target="_self">STK_CALIB Values</a></td><td class="desc"></td></tr>
<tr id="row_0_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__tpiu.html" target="_self">Cortex-M Trace Port Interface Unit (TPIU)</a></td><td class="desc"></td></tr>
<tr id="row_1_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__CM3__files.html" target="_self">Cortex Core Peripheral APIs</a></td><td class="desc">APIs for Cortex Core peripherals </td></tr>
<tr id="row_1_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__dwt__file.html" target="_self">DWT</a></td><td class="desc"><b>libopencm3 Cortex-M Data Watchpoint and Trace unit</b> </td></tr>
<tr id="row_1_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__file.html" target="_self">NVIC</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_1_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__scb__file.html" target="_self">SCB</a></td><td class="desc"><b>libopencm3 Cortex-M System Control Block</b> </td></tr>
<tr id="row_1_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__systick__file.html" target="_self">SysTick</a></td><td class="desc"><b>libopencm3 Cortex System Tick Timer</b> </td></tr>
<tr id="row_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__coresight__registers.html" target="_self">Coresight Registers</a></td><td class="desc">CoreSight Lock Status Registers and Lock Access Registers are documented for the DWT, ITM, FPB and TPIU peripherals </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__extsel.html" target="_self">ADC external trigger selection values</a></td><td class="desc"></td></tr>
<tr id="row_4_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group__peripheral__apis.html" target="_self">Peripheral APIs</a></td><td class="desc">APIs for device peripherals </td></tr>
<tr id="row_4_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__dma__file.html" target="_self">DMA peripheral API</a></td><td class="desc">DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts </td></tr>
<tr id="row_4_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__file.html" target="_self">RCC peripheral API</a></td><td class="desc"><b>libopencm3 STM32L0xx Reset and Clock Control</b> </td></tr>
<tr id="row_4_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__adc__file.html" target="_self">ADC peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crc__file.html" target="_self">CRC peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_4_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crs__file.html" target="_self">CRS peripheral API</a></td><td class="desc"><b>(USB) STM32 Clock Recovery Subsystem</b> </td></tr>
<tr id="row_4_5_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__exti__file.html" target="_self">EXTI peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_6_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__flash__file.html" target="_self">FLASH peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_7_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__file.html" target="_self">GPIO peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_8_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__i2c__file.html" target="_self">I2C peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_9_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__file.html" target="_self">IWDG peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_10_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__lptimer__file.html" target="_self">LPTIM peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_11_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__file.html" target="_self">PWR peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_12_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rng__file.html" target="_self">RNG peripheral API</a></td><td class="desc">This library supports "version 1" of the random number generator peripheral (RNG) in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics </td></tr>
<tr id="row_4_13_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__file.html" target="_self">RTC peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_14_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__spi__file.html" target="_self">SPI peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_15_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__timer__file.html" target="_self">TIMER peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_4_16_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__usart__file.html" target="_self">USART peripheral API</a></td><td class="desc"></td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__STM32L0xx.html" target="_self">STM32L0xx</a></td><td class="desc">Libraries for ST Microelectronics STM32L0xx series </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9660;</span><a class="el" href="group__STM32L0xx__defines.html" target="_self">STM32L0xx Defines</a></td><td class="desc">Defined Constants and Types for the STM32L0xx series </td></tr>
<tr id="row_6_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_0_" class="arrow" onclick="toggleFolder('6_0_')">&#9658;</span><a class="el" href="group__adc__defines.html" target="_self">ADC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx Analog to Digital Converter</b> </td></tr>
<tr id="row_6_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__reg__base.html" target="_self">ADC register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_6_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__channel.html" target="_self">ADC Channel Numbers</a></td><td class="desc"></td></tr>
<tr id="row_6_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__sample__rg.html" target="_self">ADC Sample Time Selection for All Channels</a></td><td class="desc"></td></tr>
<tr id="row_6_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__registers.html" target="_self">ADC registers</a></td><td class="desc"></td></tr>
<tr id="row_6_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__isr.html" target="_self">ISR ADC interrupt status register</a></td><td class="desc"></td></tr>
<tr id="row_6_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__ier.html" target="_self">IER ADC interrupt enable register</a></td><td class="desc"></td></tr>
<tr id="row_6_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cr.html" target="_self">CR ADC control register</a></td><td class="desc"></td></tr>
<tr id="row_6_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_6_0_7_" class="arrow" onclick="toggleFolder('6_0_7_')">&#9658;</span><a class="el" href="group__adc__cfgr1.html" target="_self">CFGR1 ADC configuration register 1</a></td><td class="desc"></td></tr>
<tr id="row_6_0_7_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__exten.html" target="_self">EXTEN: External trigger enable and polarity selection for regular channels</a></td><td class="desc"></td></tr>
<tr id="row_6_0_7_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr1__res.html" target="_self">RES: Data resolution</a></td><td class="desc"></td></tr>
<tr id="row_6_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__smpr.html" target="_self">SMPR ADC sample time register</a></td><td class="desc"></td></tr>
<tr id="row_6_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__cfgr2.html" target="_self">CFGR2 ADC configuration register 2</a></td><td class="desc"></td></tr>
<tr id="row_6_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__tr1.html" target="_self">TR1 ADC watchdog threshold register 1</a></td><td class="desc"></td></tr>
<tr id="row_6_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__ccr.html" target="_self">CCR ADC common configuration register</a></td><td class="desc"></td></tr>
<tr id="row_6_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__adc__chselr.html" target="_self">CHSELR ADC Channel Selection register</a></td><td class="desc"></td></tr>
<tr id="row_6_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_1_" class="arrow" onclick="toggleFolder('6_1_')">&#9658;</span><a class="el" href="group__crc__defines.html" target="_self">CRC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx CRC Generator </b> </td></tr>
<tr id="row_6_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__crc__registers.html" target="_self">CRC Registers</a></td><td class="desc"></td></tr>
<tr id="row_6_1_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_6_1_1_" class="arrow" onclick="toggleFolder('6_1_1_')">&#9658;</span><a class="el" href="group__crc__cr__values.html" target="_self">CRC_CR values</a></td><td class="desc"></td></tr>
<tr id="row_6_1_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__crc__rev__in.html" target="_self">CRC Reverse input options</a></td><td class="desc"></td></tr>
<tr id="row_6_1_1_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__crc__polysize.html" target="_self">CRC Polynomial size</a></td><td class="desc"></td></tr>
<tr id="row_6_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__crs__defines.html" target="_self">CRS Defines</a></td><td class="desc"><b>Defined Constants and Types for the Clock Recovery System</b> </td></tr>
<tr id="row_6_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_3_" class="arrow" onclick="toggleFolder('6_3_')">&#9658;</span><a class="el" href="group__dma__defines.html" target="_self">DMA Defines</a></td><td class="desc">Defined Constants and Types for the STM32L0xx DMA Controller </td></tr>
<tr id="row_6_3_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__if__offset.html" target="_self">DMA Interrupt Flag Offsets within channel flag</a></td><td class="desc">Group </td></tr>
<tr id="row_6_3_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__pri.html" target="_self">DMA Channel Priority Levels</a></td><td class="desc"></td></tr>
<tr id="row_6_3_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__memwidth.html" target="_self">DMA Channel Memory Word Width</a></td><td class="desc"></td></tr>
<tr id="row_6_3_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch__perwidth.html" target="_self">DMA Channel Peripheral Word Width</a></td><td class="desc"></td></tr>
<tr id="row_6_3_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dma__ch.html" target="_self">DMA Channel Number</a></td><td class="desc"></td></tr>
<tr id="row_6_4_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_4_" class="arrow" onclick="toggleFolder('6_4_')">&#9658;</span><a class="el" href="group__exti__defines.html" target="_self">EXTI Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx External Interrupts </b> </td></tr>
<tr id="row_6_4_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__exti__registers.html" target="_self">EXTI Registers</a></td><td class="desc"></td></tr>
<tr id="row_6_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_5_" class="arrow" onclick="toggleFolder('6_5_')">&#9658;</span><a class="el" href="group__flash__defines.html" target="_self">FLASH Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx Flash memory</b> </td></tr>
<tr id="row_6_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flash__latency.html" target="_self">FLASH Wait States</a></td><td class="desc"></td></tr>
<tr id="row_6_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_6_" class="arrow" onclick="toggleFolder('6_6_')">&#9658;</span><a class="el" href="group__gpio__defines.html" target="_self">GPIO Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32F0xx General Purpose I/O</b> </td></tr>
<tr id="row_6_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__speed.html" target="_self">GPIO Output Pin Speed</a></td><td class="desc"></td></tr>
<tr id="row_6_6_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin__id.html" target="_self">GPIO Pin Identifiers</a></td><td class="desc"></td></tr>
<tr id="row_6_6_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port__id.html" target="_self">GPIO Port IDs</a></td><td class="desc"></td></tr>
<tr id="row_6_6_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__mode.html" target="_self">GPIO Pin Direction and Analog/Digital Mode</a></td><td class="desc"></td></tr>
<tr id="row_6_6_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__output__type.html" target="_self">GPIO Output Pin Driver Type</a></td><td class="desc"></td></tr>
<tr id="row_6_6_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pup.html" target="_self">GPIO Output Pin Pullup</a></td><td class="desc"></td></tr>
<tr id="row_6_6_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__af__num.html" target="_self">Alternate Function Pin Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_7_" class="arrow" onclick="toggleFolder('6_7_')">&#9658;</span><a class="el" href="group__i2c__defines.html" target="_self">I2C Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx I2C </b> </td></tr>
<tr id="row_6_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__i2c__reg__base.html" target="_self">I2C register base address</a></td><td class="desc"></td></tr>
<tr id="row_6_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_8_" class="arrow" onclick="toggleFolder('6_8_')">&#9658;</span><a class="el" href="group__iwdg__defines.html" target="_self">IWDG Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx Independent Watchdog Timer</b> </td></tr>
<tr id="row_6_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__key.html" target="_self">IWDG Key Values</a></td><td class="desc"></td></tr>
<tr id="row_6_8_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__prediv.html" target="_self">IWDG prescaler divider</a></td><td class="desc"></td></tr>
<tr id="row_6_8_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__iwdg__sr__values.html" target="_self">IWDG Status Register Values</a></td><td class="desc"></td></tr>
<tr id="row_6_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_9_" class="arrow" onclick="toggleFolder('6_9_')">&#9658;</span><a class="el" href="group__lptimer__defines.html" target="_self">LPTIM Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the STM32L0xx Low Power Timer</b> </td></tr>
<tr id="row_6_9_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__reg__base.html" target="_self">Low Power Timer register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_6_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__isr.html" target="_self">LPTIM_ISR Interrupt and Status Register</a></td><td class="desc"></td></tr>
<tr id="row_6_9_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__icr.html" target="_self">LPTIM_ICR Interrupt Clear Register</a></td><td class="desc"></td></tr>
<tr id="row_6_9_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__ier.html" target="_self">LPTIM_IER Interrupt Enable Register</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_6_9_4_" class="arrow" onclick="toggleFolder('6_9_4_')">&#9658;</span><a class="el" href="group__lptim__cfgr.html" target="_self">LPTIM_CFGR Configuration Register</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__ckpol.html" target="_self">LPTIM_CFGR CKPOL Clock Polarity</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__ckflt.html" target="_self">LPTIM_CFGR CKFLT Configurable digital filter for external clock</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__trgflt.html" target="_self">LPTIM_CFGR TRGFLT Configurable digital filter for trigger</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__presc.html" target="_self">LPTIM_CFGR PRESC Clock prescaler</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cfgr__trigsel.html" target="_self">LPTIM_CFGR TRIGSEL Trigger selector</a></td><td class="desc"></td></tr>
<tr id="row_6_9_4_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__LPTIM__CFGR__TRIGEN.html" target="_self">LPTIM_CFGR TRIGEN Trigger enable and polarity</a></td><td class="desc"></td></tr>
<tr id="row_6_9_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__lptim__cr.html" target="_self">LPTIM_CR Control Register</a></td><td class="desc"></td></tr>
<tr id="row_6_10_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_10_" class="arrow" onclick="toggleFolder('6_10_')">&#9658;</span><a class="el" href="group__pwr__defines.html" target="_self">PWR Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx PWR Control</b> </td></tr>
<tr id="row_6_10_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__pls.html" target="_self">PVD level selection</a></td><td class="desc"></td></tr>
<tr id="row_6_10_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pwr__vos.html" target="_self">Voltage Scaling Output level selection</a></td><td class="desc"></td></tr>
<tr id="row_6_11_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_11_" class="arrow" onclick="toggleFolder('6_11_')">&#9658;</span><a class="el" href="group__rcc__defines.html" target="_self">RCC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx Reset and Clock Control</b> </td></tr>
<tr id="row_6_11_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__pdf.html" target="_self">PLLDIV PLL division factor</a></td><td class="desc"></td></tr>
<tr id="row_6_11_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__pmf.html" target="_self">PLLMUL PLL multiplication factor</a></td><td class="desc"></td></tr>
<tr id="row_6_11_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__apbxpre.html" target="_self">RCC_CFGR APBx prescale factors</a></td><td class="desc">These can be used for both APB1 and APB2 prescaling </td></tr>
<tr id="row_6_11_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__ahbpre.html" target="_self">RCC_CFGR AHB prescale Factors</a></td><td class="desc"></td></tr>
<tr id="row_6_11_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__cfgr__deprecated.html" target="_self">RCC_CFGR Deprecated dividers</a></td><td class="desc">Older compatible definitions to ease migration </td></tr>
<tr id="row_6_11_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahbrstr__rst.html" target="_self">RCC_AHBRSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_6_11_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb2rstr__rst.html" target="_self">RCC_APB2RSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_6_11_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1rstr__rst.html" target="_self">RCC_APB1RSTR reset values</a></td><td class="desc"></td></tr>
<tr id="row_6_11_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ahbenr__en.html" target="_self">RCC_APHBENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_6_11_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb2enr__en.html" target="_self">RCC_APPB2ENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_6_11_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__apb1enr__en.html" target="_self">RCC_APB1ENR enable values</a></td><td class="desc"></td></tr>
<tr id="row_6_11_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__i2c__clksel.html" target="_self">I2C Clock source selections</a></td><td class="desc"></td></tr>
<tr id="row_6_11_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__i2c__choices.html" target="_self">I2C for clock source selecting</a></td><td class="desc"></td></tr>
<tr id="row_6_11_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__uart__clksel.html" target="_self">UART Clock source selections</a></td><td class="desc"></td></tr>
<tr id="row_6_11_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rcc__ccipr__uart__choices.html" target="_self">UART for clock source selecting</a></td><td class="desc"></td></tr>
<tr id="row_6_12_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_12_" class="arrow" onclick="toggleFolder('6_12_')">&#9658;</span><a class="el" href="group__rtc__defines.html" target="_self">RTC Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx RTC</b> </td></tr>
<tr id="row_6_12_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_6_12_0_" class="arrow" onclick="toggleFolder('6_12_0_')">&#9658;</span><a class="el" href="group__rtc__registers.html" target="_self">RTC Registers</a></td><td class="desc">Real Time Clock registers </td></tr>
<tr id="row_6_12_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tr__values.html" target="_self">RTC Time register (RTC_TR) values</a></td><td class="desc">Note: Bits [31:23], 15, and 7 are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__dr__values.html" target="_self">RTC Date register (RTC_DR) values</a></td><td class="desc">Note: Bits [31:24] and [7:6] are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_6_12_0_2_" class="arrow" onclick="toggleFolder('6_12_0_2_')">&#9658;</span><a class="el" href="group__rtc__cr__values.html" target="_self">RTC control register (RTC_CR) values</a></td><td class="desc">Note: Bits [31:24] are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_0_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__cr__osel.html" target="_self">RTC_CR_OSEL: Output selection values</a></td><td class="desc">These bits are used to select the flag to be routed to AFO_ALARM RTC output </td></tr>
<tr id="row_6_12_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__isr__values.html" target="_self">RTC initialization and status register (RTC_ISR) values</a></td><td class="desc">Note: Bits [31:17] and [15] are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__prer__values.html" target="_self">RTC prescaler register (RTC_PRER) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__alarm__values.html" target="_self">RTC Alarm register values</a></td><td class="desc">Applies to RTC_ALRMAR and RTC_ALRMBR </td></tr>
<tr id="row_6_12_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tstr__values.html" target="_self">RTC time stamp time register (RTC_TSTR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tsdr__values.html" target="_self">RTC time stamp date register (RTC_TSDR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__calr__values.html" target="_self">RTC calibration register (RTC_CALR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tafcr__values.html" target="_self">RTC tamper and alternate function configuration register (RTC_TAFCR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tr__values.html" target="_self">RTC Time register (RTC_TR) values</a></td><td class="desc">Note: Bits [31:23], 15, and 7 are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__dr__values.html" target="_self">RTC Date register (RTC_DR) values</a></td><td class="desc">Note: Bits [31:24] and [7:6] are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_6_12_3_" class="arrow" onclick="toggleFolder('6_12_3_')">&#9658;</span><a class="el" href="group__rtc__cr__values.html" target="_self">RTC control register (RTC_CR) values</a></td><td class="desc">Note: Bits [31:24] are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_3_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__cr__osel.html" target="_self">RTC_CR_OSEL: Output selection values</a></td><td class="desc">These bits are used to select the flag to be routed to AFO_ALARM RTC output </td></tr>
<tr id="row_6_12_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__isr__values.html" target="_self">RTC initialization and status register (RTC_ISR) values</a></td><td class="desc">Note: Bits [31:17] and [15] are reserved, and must be kept at reset value </td></tr>
<tr id="row_6_12_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__prer__values.html" target="_self">RTC prescaler register (RTC_PRER) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__alarm__values.html" target="_self">RTC Alarm register values</a></td><td class="desc">Applies to RTC_ALRMAR and RTC_ALRMBR </td></tr>
<tr id="row_6_12_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tstr__values.html" target="_self">RTC time stamp time register (RTC_TSTR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tsdr__values.html" target="_self">RTC time stamp date register (RTC_TSDR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__calr__values.html" target="_self">RTC calibration register (RTC_CALR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_12_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__tafcr__values.html" target="_self">RTC tamper and alternate function configuration register (RTC_TAFCR) values</a></td><td class="desc"></td></tr>
<tr id="row_6_13_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_13_" class="arrow" onclick="toggleFolder('6_13_')">&#9658;</span><a class="el" href="group__spi__defines.html" target="_self">SPI Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx SPI</b> </td></tr>
<tr id="row_6_13_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__reg__base.html" target="_self">SPI Register base address</a></td><td class="desc"></td></tr>
<tr id="row_6_13_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__lsbfirst.html" target="_self">SPI lsb/msb first</a></td><td class="desc"></td></tr>
<tr id="row_6_13_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__baudrate.html" target="_self">SPI peripheral baud rates</a></td><td class="desc"></td></tr>
<tr id="row_6_13_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__br__pre.html" target="_self">SPI peripheral baud rate prescale values</a></td><td class="desc"></td></tr>
<tr id="row_6_13_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__cpol.html" target="_self">SPI clock polarity</a></td><td class="desc"></td></tr>
<tr id="row_6_13_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__cpha.html" target="_self">SPI clock phase</a></td><td class="desc"></td></tr>
<tr id="row_6_13_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spi__dff.html" target="_self">SPI data frame format</a></td><td class="desc"></td></tr>
<tr id="row_6_14_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__syscfg__defines.html" target="_self">SYSCFG Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx System Config</b> </td></tr>
<tr id="row_6_15_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_15_" class="arrow" onclick="toggleFolder('6_15_')">&#9658;</span><a class="el" href="group__timer__defines.html" target="_self">Timer Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the STM32L0xx Timers</b> </td></tr>
<tr id="row_6_15_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__reg__base.html" target="_self">Timer register base addresses</a></td><td class="desc"></td></tr>
<tr id="row_6_15_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__cdr.html" target="_self">TIMx_CR1 CKD[1:0] Clock Division Ratio</a></td><td class="desc"></td></tr>
<tr id="row_6_15_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__cms.html" target="_self">TIMx_CR1 CMS[1:0]: Center-aligned Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_15_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr1__dir.html" target="_self">TIMx_CR1 DIR: Direction</a></td><td class="desc"></td></tr>
<tr id="row_6_15_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__x__cr2__ois.html" target="_self">TIMx_CR2_OIS: Force Output Idle State Control Values</a></td><td class="desc"></td></tr>
<tr id="row_6_15_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__mastermode.html" target="_self">TIMx_CR2 MMS[6:4]: Master Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_15_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__ts.html" target="_self">TIMx_SMCR TS Trigger selection</a></td><td class="desc"></td></tr>
<tr id="row_6_15_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__sms.html" target="_self">TIMx_SMCR SMS Slave mode selection</a></td><td class="desc"></td></tr>
<tr id="row_6_15_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__irq__enable.html" target="_self">TIMx_DIER Timer DMA and Interrupt Enable Values</a></td><td class="desc"></td></tr>
<tr id="row_6_15_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__sr__values.html" target="_self">TIMx_SR Timer Status Register Flags</a></td><td class="desc"></td></tr>
<tr id="row_6_15_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__event__gen.html" target="_self">TIMx_EGR Timer Event Generator Values</a></td><td class="desc"></td></tr>
<tr id="row_6_15_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__tim__lock.html" target="_self">TIM_BDTR_LOCK Timer Lock Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_16_" class="arrow" onclick="toggleFolder('6_16_')">&#9658;</span><a class="el" href="group__usart__defines.html" target="_self">USART Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32L0xx USART</b> </td></tr>
<tr id="row_6_16_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__reg__base.html" target="_self">USART register base addresses</a></td><td class="desc">Holds all the U(S)ART peripherals supported </td></tr>
<tr id="row_6_16_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__parity.html" target="_self">USART Parity Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_16_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__mode.html" target="_self">USART Tx/Rx Mode Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_16_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr2__stopbits.html" target="_self">USART Stop Bit Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_16_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr3__flowcontrol.html" target="_self">USART Hardware Flow Control Selection</a></td><td class="desc"></td></tr>
<tr id="row_6_16_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__registers.html" target="_self">USART Registers</a></td><td class="desc"></td></tr>
<tr id="row_6_16_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__convenience__flags.html" target="_self">U(S)ART convenience Flags</a></td><td class="desc">We define the "common" lower flag bits using a standard name, allowing them to be used regardless of which usart peripheral version you have </td></tr>
<tr id="row_6_16_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr1__values.html" target="_self">USART_CR1 Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_8_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_6_16_8_" class="arrow" onclick="toggleFolder('6_16_8_')">&#9658;</span><a class="el" href="group__usart__cr2__values.html" target="_self">USART_CR2 Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr2__abrmod.html" target="_self">Auto baud rate mode</a></td><td class="desc">ABRMOD[1:0]: Auto baud rate mode </td></tr>
<tr id="row_6_16_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__cr3__values.html" target="_self">USART_CR3 Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__gtpr__values.html" target="_self">USART_GTPR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__rtor__values.html" target="_self">USART_RTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__rqr__values.html" target="_self">USART_RQR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__isr__values.html" target="_self">USART_ISR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__icr__values.html" target="_self">USART_ICR Values</a></td><td class="desc"></td></tr>
<tr id="row_6_16_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__dr__values.html" target="_self">USART_RDR/TDR Values</a></td><td class="desc"></td></tr>
<tr id="row_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrprototypes__STM32L0.html" target="_self">User interrupt service routines (ISR) prototypes for STM32 L0 series</a></td><td class="desc"></td></tr>
<tr id="row_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__defines.html" target="_self">USB Defines</a></td><td class="desc"><b>Defined Constants and Types for the STM32F* USB drivers</b> </td></tr>
<tr id="row_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__audio__defines.html" target="_self">USB Audio Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB Audio Type Definitions</b> </td></tr>
<tr id="row_10_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__cdc__defines.html" target="_self">USB CDC Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB CDC Type Definitions</b> </td></tr>
<tr id="row_11_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__hid__defines.html" target="_self">USB HID Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB HID Type Definitions</b> </td></tr>
<tr id="row_12_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__msc__defines.html" target="_self">USB MSC Type Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB MSC Type Definitions</b> </td></tr>
<tr id="row_13_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__driver__defines.html" target="_self">USB Drivers</a></td><td class="desc"><b>Defined Constants and Types for the USB Drivers</b> </td></tr>
<tr id="row_14_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__type__defines.html" target="_self">USB Standard Structure Definitions</a></td><td class="desc"><b>Defined Constants and Types for the USB Standard Structure Definitions</b> </td></tr>
<tr id="row_15_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrdecls__STM32L0.html" target="_self">User interrupt service routines (ISR) defaults for STM32 L0 series</a></td><td class="desc"></td></tr>
<tr id="row_16_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__drivers__file.html" target="_self">Generic USB Drivers</a></td><td class="desc"><b>Generic USB Drivers</b> </td></tr>
<tr id="row_17_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__control__file.html" target="_self">Generic USB Control Requests</a></td><td class="desc"><b>Generic USB Control Requests</b> </td></tr>
<tr id="row_18_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__standard__file.html" target="_self">Generic USB Standard Request Interface</a></td><td class="desc"><b>Generic USB Standard Request Interface</b> </td></tr>
<tr id="row_19_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__usb__msc.html" target="_self">Usb_msc</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:00 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
