Source Block: hdl/library/common/up_axi.v@147:158@HdlStmAssign
  // wait for awvalid and wvalid before asserting awready and wready

  assign up_axi_wr_s = ((up_axi_awaddr >= PCORE_BASEADDR) && (up_axi_awaddr <= PCORE_HIGHADDR)) ?
    (up_axi_awvalid & up_axi_wvalid & ~up_axi_access) : 1'b0;

  assign up_axi_rd_s = ((up_axi_araddr >= PCORE_BASEADDR) && (up_axi_araddr <= PCORE_HIGHADDR)) ?
    (up_axi_arvalid & ~up_axi_access) : 1'b0;

  // return address and data channel ready right away, response depends on ack
 
  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 1'b0) begin

Diff Content:
+ 153   assign up_axi_ack_s = ((up_axi_bready == 1'b1) && (up_axi_bvalid == 1'b1)) ||
+ 153     ((up_axi_rready == 1'b1) && (up_axi_rvalid == 1'b1));

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axi.v@144:155
  assign up_axi_bresp = 2'd0;
  assign up_axi_rresp = 2'd0;

  // wait for awvalid and wvalid before asserting awready and wready

  assign up_axi_wr_s = ((up_axi_awaddr >= PCORE_BASEADDR) && (up_axi_awaddr <= PCORE_HIGHADDR)) ?
    (up_axi_awvalid & up_axi_wvalid & ~up_axi_access) : 1'b0;

  assign up_axi_rd_s = ((up_axi_araddr >= PCORE_BASEADDR) && (up_axi_araddr <= PCORE_HIGHADDR)) ?
    (up_axi_arvalid & ~up_axi_access) : 1'b0;

  // return address and data channel ready right away, response depends on ack

