// license:BSD-3-Clause
// copyright-holders:Sergey Svishchev
/**********************************************************************

    Intel 7220 Bubble Memory Controller emulation

    References:
    - http://www.decadecounter.com/vta/pdf/BPK72UM.pdf
    - http://www.decadecounter.com/vta/pdf/7220-1.pdf
    - http://www.decadecounter.com/vta/pdf/7242.pdf
    - http://www.decadecounter.com/vta/articleview.php?item=359

    Implemented at least partially
    - commands
        Read Bubble Data, Write Bubble Data
        Initialize, Reset FIFO, Abort, Software Reset
        Read FSA Status, MBM Purge

    Not implemented
    - interrupts
    - DMA
    - commands
        Read Seek, Write Seek, Read Corrected Data, all Bootloop-related
    - access to other than 2 FSA channels at once

**********************************************************************/

#include "emu.h"
#include "i7220.h"


#define VERBOSE_DBG 2       /* general debug messages */

#define DBG_LOG(N,M,A) \
	do { \
		if(VERBOSE_DBG>=N) \
		{ \
			if( M ) \
				logerror("%11.6f at %s: %-10s",machine().time().as_double(),machine().describe_context(),(char*)M ); \
			logerror A; \
		} \
	} while (0)


// device type definition
DEFINE_DEVICE_TYPE(I7220, i7220_device, "i7220", "Intel 7220 BMC")



//**************************************************************************
//  HELPERS
//**************************************************************************



//**************************************************************************
//  LIVE DEVICE
//**************************************************************************

//-------------------------------------------------
//  i7220_device - constructor
//-------------------------------------------------

i7220_device::i7220_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: device_t(mconfig, I7220, tag, owner, clock)
	, device_image_interface(mconfig, *this)
	, intrq_cb(*this)
	, drq_cb(*this)
{
}


//-------------------------------------------------
//  device_start - device-specific startup
//-------------------------------------------------

void i7220_device::device_start()
{
	// resolve callbacks
	intrq_cb.resolve_safe();
	drq_cb.resolve_safe();

	bi.tm = timer_alloc(0);

	// register for state saving
	save_item(NAME(m_regs));
	save_item(NAME(m_rac));
	save_item(NAME(m_cmdr));
	save_item(NAME(m_str));
	save_item(NAME(m_blr));
	save_item(NAME(m_ar));
}

//-------------------------------------------------
//  device_reset - device-specific startup
//-------------------------------------------------

void i7220_device::device_reset()
{
	main_phase = PHASE_IDLE;
	bi.main_state = IDLE;
	bi.sub_state = IDLE;

	set_drq(false);
	set_irq(false);
	fifo_clear();

	m_rac = m_cmdr = m_str = m_blr = m_ar = 0;
	memset(&m_regs, 0, sizeof(m_regs));
}

void i7220_device::device_timer(emu_timer &timer, device_timer_id id, int param, void *ptr)
{
	general_continue(bi);
}

image_init_result i7220_device::call_load()
{
	if (length() != (m_data_size * I7110_MBM_SIZE))
	{
		return image_init_result::FAIL;
	}
	return image_init_result::PASS;
}


void i7220_device::set_drq(bool state)
{
	if (state != drq)
	{
		drq = state;
		drq_cb(drq);
	}
}

void i7220_device::set_irq(bool state)
{
	if (state != irq)
	{
		irq = state;
		intrq_cb(irq);
	}
}

void i7220_device::update_drq()
{
	switch (bi.main_state)
	{
	case READ_DATA:
		set_drq(m_fifo_size < 22 ? false : true);
		break;

	case WRITE_DATA:
		set_drq(m_fifo_size < (40 - 22) ? true : false);
		break;
	}
}


void i7220_device::fifo_clear()
{
	m_fifo.clear();
	m_fifo_size = 0;
	set_drq(false);
}

uint8_t i7220_device::fifo_pop()
{
	uint8_t val;

	if (m_fifo.empty())
	{
		return m_fifo.dequeue();
	}
	else
	{
		val = m_fifo.dequeue();
		m_fifo_size--;
		if (main_phase == PHASE_EXEC)
		{
			update_drq();
		}
		return val;
	}
}

void i7220_device::fifo_push(uint8_t val)
{
	if (m_fifo.full())
	{
		return;
	}
	else
	{
		m_fifo.enqueue(val);
		m_fifo_size++;
		if (main_phase == PHASE_EXEC)
		{
			update_drq();
		}
	}
}

void i7220_device::update_regs()
{
	m_blr = (m_regs[R_BLR_M] << 8) + m_regs[R_BLR_L];
	m_ar = (m_regs[R_AR_M] << 8) + m_regs[R_AR_L];
	blr_count = m_blr & 0x7ff;
	blr_nfc = (m_blr >> 12) ? ((m_blr >> 12) << 1) : 1;
	ar_addr = m_ar & 0x7ff;
	ar_mbm = (m_ar >> 11) & 15;
}


void i7220_device::start_command(int cmd)
{
	main_phase = PHASE_EXEC;
	m_str &= ~SR_CLEAR;

	switch (cmd)
	{
	// determines how many FSAs are present, reads and decodes bootloop from each MBM and stores result in FSA bootloop regs.
	// all parametric registers must be properly set up before issuing Initialize command.
	// NFC bits in BLR MSB must be set to 0001 before issuing this command.
	// MBM GROUP SELECT bits in the AR must select the last MBM in the system.
	case C_INIT:
		DBG_LOG(1, "BMC", ("INIT: BLR %04x (NFC %d pages %d) AR %04x (MBM %d addr %03x) ER %02d\n",
			m_blr, blr_nfc, blr_count, m_ar, ar_mbm, ar_addr, m_regs[R_ER]));
		if (blr_nfc != 2)
		{
			command_fail_start(bi);
		}
		else
		{
			init_start(bi);
		}
		break;

	case C_READ_FSA_STATUS:
		read_fsa_start(bi);
		break;

	// all parametric registers must be properly set up before issuing Read Bubble Data command
	case C_READ:
		DBG_LOG(1, "BMC", ("RBD: BLR %04x (NFC %d pages %d) AR %04x (MBM %d addr %03x) ER %02d\n",
			m_blr, blr_nfc, blr_count, m_ar, ar_mbm, ar_addr, m_regs[R_ER]));
		if (ar_mbm >= m_data_size || blr_nfc != 2)
		{
			command_fail_start(bi);
		}
		else
		{
			read_data_start(bi);
		}
		break;

	case C_WRITE:
		DBG_LOG(1, "BMC", ("WBD: BLR %04x (NFC %d pages %d) AR %04x (MBM %d addr %03x) ER %02d\n",
			m_blr, blr_nfc, blr_count, m_ar, ar_mbm, ar_addr, m_regs[R_ER]));
		if (ar_mbm >= m_data_size || blr_nfc != 2)
		{
			command_fail_start(bi);
		}
		else
		{
			write_data_start(bi);
		}
		break;

	// XXX clears all BMC registers (except BLR &c), counters and the MBM address RAM.  used by Initialize as subroutine.
	case C_MBM_PURGE:
		m_regs[R_AR_L] = 0;
		m_regs[R_AR_M] &= ~7;
		update_regs();
		main_phase = PHASE_RESULT;
		m_str |= SR_DONE;
		break;

	// controlled termination of currently executing command.  command accepted in BUSY state.
	// if not BUSY, clears FIFO.
	case C_ABORT:
		if (main_phase == PHASE_IDLE)
		{
			fifo_clear();
		}
		else
		{
			main_phase = PHASE_RESULT;
			bi.main_state = bi.sub_state = IDLE;
		}
		m_str |= SR_DONE;
		break;

	case C_RESET_FIFO:
		fifo_clear();
		main_phase = PHASE_RESULT;
		m_str |= SR_DONE;
		break;

	// clears BMC FIFO and all registers except those containing init parameters.  sends Reset to every FSA.
	case C_RESET:
		m_regs[R_UR] = 0;
		fifo_clear();
		main_phase = PHASE_RESULT;
		m_str |= SR_DONE;
		break;

	default:
		command_fail_start(bi);
		break;
	}
}

void i7220_device::general_continue(bubble_info &bi)
{
	switch (bi.main_state)
	{
	case IDLE:
		break;

	case INIT:
		init_continue(bi);
		break;

	case FAIL:
		command_fail_continue(bi);
		break;

	case READ_FSA:
		read_fsa_continue(bi);
		break;

	case READ_DATA:
		read_data_continue(bi);
		break;

	case WRITE_DATA:
		write_data_continue(bi);
		break;

	default:
		DBG_LOG(1,"BMC",("general_continue on unknown main-state %d\n", bi.main_state));
		break;
	}
}

void i7220_device::delay_cycles(emu_timer *tm, int cycles)
{
	tm->adjust(attotime::from_double(double(cycles) / clock()));
}

void i7220_device::command_end(bubble_info &bi, bool success)
{
	logerror("command done (%s) - %02x\n", success ? "success" : "fail", m_str);
	main_phase = PHASE_RESULT;
	bi.main_state = bi.sub_state = IDLE;
	if (success)
	{
		m_str |= SR_DONE;
	}
	else
	{
		m_str |= SR_FAIL | SR_TE;
	}
}


void i7220_device::command_fail_start(bubble_info &bi)
{
	bi.main_state = FAIL;
	bi.sub_state = INITIALIZE;

	command_fail_continue(bi);
}

void i7220_device::command_fail_continue(bubble_info &bi)
{
	for (;;)
	{
		switch (bi.sub_state)
		{
		case INITIALIZE:
			bi.sub_state = COMMAND_DONE;
			delay_cycles(bi.tm, 1200); // XXX
			return;

		case COMMAND_DONE:
			command_end(bi, false);
			return;

		default:
			DBG_LOG(1,"BMC",("fail unknown sub-state %d\n", bi.sub_state));
			return;
		}
	}
}

void i7220_device::init_start(bubble_info &bi)
{
	bi.main_state = INIT;
	bi.sub_state = INITIALIZE;

	init_continue(bi);
}

void i7220_device::init_continue(bubble_info &bi)
{
	for (;;)
	{
		switch (bi.sub_state)
		{
		case INITIALIZE:
			bi.sub_state = WAIT_FSA_REPLY;
			delay_cycles(bi.tm, m_data_size * 60); // p. 4-16 of BPK72UM
			return;

		case WAIT_FSA_REPLY:
			bi.sub_state = COMMAND_DONE;
			break;

		case COMMAND_DONE:
			command_end(bi, true);
			return;

		default:
			DBG_LOG(1,"BMC",("init unknown sub-state %d\n", bi.sub_state));
			return;
		}
	}
}

void i7220_device::read_fsa_start(bubble_info &bi)
{
	bi.main_state = READ_FSA;
	bi.sub_state = INITIALIZE;

	read_fsa_continue(bi);
}

void i7220_device::read_fsa_continue(bubble_info &bi)
{
	for (;;)
	{
		switch (bi.sub_state)
		{
		case INITIALIZE:
			bi.sub_state = WAIT_FSA_REPLY;
			delay_cycles(bi.tm, m_data_size * 60); // p. 4-16 of BPK72UM
			return;

		case WAIT_FSA_REPLY:
			bi.sub_state = COMMAND_DONE;
			break;

		case COMMAND_DONE:
			// each bubble memory module has two FSA channels
			for (int a = 0; a < m_data_size; a++)
			{
				fifo_push(0x28); // FIFOMT | ECF/F
				fifo_push(0x28);
			}
			command_end(bi, true);
			return;

		default:
			DBG_LOG(1,"BMC",("read fsa unknown sub-state %d\n", bi.sub_state));
			return;
		}
	}
}

void i7220_device::read_data_start(bubble_info &bi)
{
	bi.main_state = READ_DATA;
	bi.sub_state = INITIALIZE;

	read_data_continue(bi);
}

void i7220_device::read_data_continue(bubble_info &bi)
{
	for (;;)
	{
		switch (bi.sub_state)
		{
		case INITIALIZE:
			bi.sub_state = SECTOR_READ;
			bi.counter = 0; // 256-bit pages
			bi.limit = blr_count * blr_nfc;
			fseek((ar_addr * 32 * blr_nfc) + (ar_mbm * I7110_MBM_SIZE) + (bi.counter * 32), SEEK_SET);
			break;

		case SECTOR_READ:
			fread(buf, 32);
			bi.sub_state = WAIT_FSA_REPLY;
			delay_cycles(bi.tm, 270 * 20); // p. 4-14 of BPK72UM
			break;

		case WAIT_FSA_REPLY:
			DBG_LOG(3,"BMC",("read data: ct %02d limit %02d\n", bi.counter, bi.limit));
			if (bi.counter < bi.limit)
			{
				for (int a = 0; a < 32; a++)
					fifo_push(buf[a]);
				bi.sub_state = SECTOR_READ;
				bi.counter++;
				delay_cycles(bi.tm, 270 * 20); // p. 4-14 of BPK72UM
				return;
			}
			bi.sub_state = COMMAND_DONE;
			break;

		case COMMAND_DONE:
			command_end(bi, true);
			return;

		default:
			DBG_LOG(1,"BMC",("read data unknown sub-state %d\n", bi.sub_state));
			return;
		}
	}
}

void i7220_device::write_data_start(bubble_info &bi)
{
	bi.main_state = WRITE_DATA;
	bi.sub_state = INITIALIZE;

	write_data_continue(bi);
}

void i7220_device::write_data_continue(bubble_info &bi)
{
	for (;;)
	{
		switch (bi.sub_state)
		{
		case INITIALIZE:
			bi.sub_state = WAIT_FIFO;
			bi.counter = 0;
			bi.limit = blr_count * blr_nfc * 32;
			delay_cycles(bi.tm, 270 * 20); // p. 4-14 of BPK72UM
			return;

		case WAIT_FIFO:
			DBG_LOG(3,"BMC",("write data: fifo %02d ct %02d limit %02d\n", m_fifo_size, bi.counter, bi.limit));
			if (m_fifo_size >= 32)
			{
				for (int a = 0; a < 32; a++)
					buf[a] = fifo_pop();
				fseek((ar_addr * 32 * blr_nfc) + (ar_mbm * I7110_MBM_SIZE) + bi.counter, SEEK_SET);
				fwrite(buf, 32);
				bi.counter += 32;
			}
			if (bi.counter < bi.limit)
			{
				delay_cycles(bi.tm, 270 * 20); // p. 4-14 of BPK72UM
				return;
			}
			bi.sub_state = COMMAND_DONE;
			break;

		case COMMAND_DONE:
			command_end(bi, true);
			return;

		default:
			DBG_LOG(1,"BMC",("write data unknown sub-state %d\n", bi.sub_state));
			return;
		}
	}
}


//-------------------------------------------------
//  read -
//-------------------------------------------------

READ8_MEMBER(i7220_device::read)
{
	uint8_t data = 0;

	switch (offset & 1)
	{
	case 0:
		if (m_rac)
		{
			data = m_regs[m_rac];
			DBG_LOG(2, "BMC", ("R reg @ %02x == %02x\n", m_rac, data));
			m_rac++;
			m_rac &= 15;
		}
		else
		{
			data = fifo_pop();
			DBG_LOG(2, "BMC", ("R fifo == %02x\n", data));
		}
		break;

	case 1:
		data = m_str;
		if (main_phase == PHASE_EXEC)
		{
			data |= SR_BUSY;
			switch (bi.main_state)
			{
			case READ_DATA:
				if (!m_fifo.empty()) // XXX
				{
					data |= SR_FIFO;
				}
				break;

			case WRITE_DATA:
				if (!m_fifo.full()) // XXX
				{
					data |= SR_FIFO;
				}
				break;
			}
		}
		else
		{
			if (!m_fifo.empty())
			{
				data |= SR_FIFO;
			}
		}
		DBG_LOG(2, "BMC", ("R status == %02x (phase %d state %d:%d fifo %d drq %d)\n",
			data, main_phase, bi.main_state, bi.sub_state, m_fifo_size, drq));
		if (main_phase == PHASE_RESULT)
		{
			main_phase = PHASE_IDLE;
		}
		break;
	}

	DBG_LOG(3, "BMC", ("R @ %d == %02x\n", offset, data));

	return data;
}

//-------------------------------------------------
//  write -
//-------------------------------------------------

WRITE8_MEMBER( i7220_device::write )
{
	static const char *commands[] = {
		"Write Bootloop Register Masked",
		"Initialize",
		"Read Bubble Data",
		"Write Bubble Data",
		"Read Seek",
		"Read Bootloop Register",
		"Write Bootloop Register",
		"Write Bootloop",
		"Read FSA Status",
		"Abort",
		"Write Seek",
		"Read Bootloop",
		"Read Corrected Data",
		"Reset FIFO",
		"MBM Purge",
		"Software Reset"
	};

	DBG_LOG(3, "BMC", ("W @ %d <- %02x\n", offset, data));

	switch (offset & 1)
	{
	case 0:
		if (m_rac)
		{
			DBG_LOG(2, "BMC", ("W reg @ %02x <- %02x\n", m_rac, data));
			m_regs[m_rac] = data;
			update_regs();
			m_rac++;
			m_rac &= 15;
		}
		else
		{
			DBG_LOG(2, "BMC", ("W fifo <- %02x\n", data));
			fifo_push(data);
		}
		break;

	case 1:
		if (BIT(data, 5))
		{
			intrq_cb(CLEAR_LINE);
		}
		else if (BIT(data, 4))
		{
			m_cmdr = data & 15;
			if (main_phase == PHASE_IDLE)
			{
				DBG_LOG(1, "BMC", ("command %02x '%s'\n", data, commands[m_cmdr]));
				main_phase = PHASE_CMD;
				start_command(m_cmdr);
			}
		}
		else
		{
			m_rac = data & 15;
		}
		break;
	}
	return;
}
