Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  4 03:56:58 2023
| Host         : LAPTOP-KBPR84U8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     19          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   44          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DBBC/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBD/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DBBL/d1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DBBL/d2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBL/u1/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DBBR/d1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DBBR/d2/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBR/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBU/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G1/current_mode_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G1/current_mode_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G1/current_mode_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G1/current_mode_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G1/current_mode_reg[1]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.356        0.000                      0                  300        0.199        0.000                      0                  300        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.356        0.000                      0                  300        0.199        0.000                      0                  300        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 T1/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.302ns (26.153%)  route 3.676ns (73.847%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    T1/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  T1/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  T1/state_reg[19]/Q
                         net (fo=4, routed)           1.015     6.617    T1/state__0[19]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.763 f  T1/state[27]_i_8/O
                         net (fo=1, routed)           0.452     7.215    T1/state[27]_i_8_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.543 f  T1/state[27]_i_3/O
                         net (fo=2, routed)           0.434     7.977    T1/state_reg[17]_1
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  T1/state[27]_i_2/O
                         net (fo=30, routed)          0.658     8.759    T1/second3
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.883 f  T1/second[3]_i_5/O
                         net (fo=3, routed)           0.498     9.381    T1/second[3]_i_5_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.505 r  T1/first[3]_i_1/O
                         net (fo=4, routed)           0.619    10.125    T1/first[3]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.524    14.481    T1/first_reg[0]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 T1/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.302ns (26.153%)  route 3.676ns (73.847%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    T1/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  T1/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  T1/state_reg[19]/Q
                         net (fo=4, routed)           1.015     6.617    T1/state__0[19]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.763 f  T1/state[27]_i_8/O
                         net (fo=1, routed)           0.452     7.215    T1/state[27]_i_8_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.543 f  T1/state[27]_i_3/O
                         net (fo=2, routed)           0.434     7.977    T1/state_reg[17]_1
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  T1/state[27]_i_2/O
                         net (fo=30, routed)          0.658     8.759    T1/second3
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.883 f  T1/second[3]_i_5/O
                         net (fo=3, routed)           0.498     9.381    T1/second[3]_i_5_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.505 r  T1/first[3]_i_1/O
                         net (fo=4, routed)           0.619    10.125    T1/first[3]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.524    14.481    T1/first_reg[1]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 T1/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.302ns (26.153%)  route 3.676ns (73.847%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    T1/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  T1/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  T1/state_reg[19]/Q
                         net (fo=4, routed)           1.015     6.617    T1/state__0[19]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.763 f  T1/state[27]_i_8/O
                         net (fo=1, routed)           0.452     7.215    T1/state[27]_i_8_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.543 f  T1/state[27]_i_3/O
                         net (fo=2, routed)           0.434     7.977    T1/state_reg[17]_1
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  T1/state[27]_i_2/O
                         net (fo=30, routed)          0.658     8.759    T1/second3
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.883 f  T1/second[3]_i_5/O
                         net (fo=3, routed)           0.498     9.381    T1/second[3]_i_5_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.505 r  T1/first[3]_i_1/O
                         net (fo=4, routed)           0.619    10.125    T1/first[3]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.524    14.481    T1/first_reg[2]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 T1/state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.302ns (26.153%)  route 3.676ns (73.847%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    T1/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  T1/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  T1/state_reg[19]/Q
                         net (fo=4, routed)           1.015     6.617    T1/state__0[19]
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.146     6.763 f  T1/state[27]_i_8/O
                         net (fo=1, routed)           0.452     7.215    T1/state[27]_i_8_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.328     7.543 f  T1/state[27]_i_3/O
                         net (fo=2, routed)           0.434     7.977    T1/state_reg[17]_1
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     8.101 r  T1/state[27]_i_2/O
                         net (fo=30, routed)          0.658     8.759    T1/second3
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.883 f  T1/second[3]_i_5/O
                         net (fo=3, routed)           0.498     9.381    T1/second[3]_i_5_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.505 r  T1/first[3]_i_1/O
                         net (fo=4, routed)           0.619    10.125    T1/first[3]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDRE (Setup_fdre_C_R)       -0.524    14.481    T1/first_reg[3]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 T1/state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.328ns (26.189%)  route 3.743ns (73.811%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  T1/state_reg[13]/Q
                         net (fo=3, routed)           0.822     6.423    T1/state[13]
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.152     6.575 r  T1/first[0]_i_9/O
                         net (fo=1, routed)           0.604     7.179    T1/first[0]_i_9_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.348     7.527 r  T1/first[0]_i_7/O
                         net (fo=1, routed)           0.590     8.117    T1/first[0]_i_7_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.241 r  T1/first[0]_i_2/O
                         net (fo=3, routed)           0.565     8.806    T1/first[0]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.930 f  T1/first[0]_i_1/O
                         net (fo=4, routed)           0.624     9.554    T1/p_0_in[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.678 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.539    10.216    T1/second[3]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  T1/second_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436    14.777    T1/clock_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  T1/second_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDSE (Setup_fdse_C_S)       -0.429    14.573    T1/second_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 T1/state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.354ns (25.722%)  route 3.910ns (74.278%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[13]/Q
                         net (fo=3, routed)           0.822     6.423    T1/state[13]
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.152     6.575 f  T1/first[0]_i_9/O
                         net (fo=1, routed)           0.604     7.179    T1/first[0]_i_9_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.348     7.527 f  T1/first[0]_i_7/O
                         net (fo=1, routed)           0.590     8.117    T1/first[0]_i_7_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.241 f  T1/first[0]_i_2/O
                         net (fo=3, routed)           0.716     8.957    T1/first[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     9.081 r  T1/first[3]_i_4/O
                         net (fo=3, routed)           0.692     9.773    T1/first[3]_i_4_n_0
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.150     9.923 r  T1/first[1]_i_1/O
                         net (fo=1, routed)           0.487    10.409    T1/p_0_in[1]
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    14.780    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.232    14.773    T1/first_reg[1]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 T1/state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.328ns (26.445%)  route 3.694ns (73.555%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  T1/state_reg[13]/Q
                         net (fo=3, routed)           0.822     6.423    T1/state[13]
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.152     6.575 r  T1/first[0]_i_9/O
                         net (fo=1, routed)           0.604     7.179    T1/first[0]_i_9_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.348     7.527 r  T1/first[0]_i_7/O
                         net (fo=1, routed)           0.590     8.117    T1/first[0]_i_7_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.241 r  T1/first[0]_i_2/O
                         net (fo=3, routed)           0.565     8.806    T1/first[0]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.930 f  T1/first[0]_i_1/O
                         net (fo=4, routed)           0.624     9.554    T1/p_0_in[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.678 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.489    10.167    T1/second[3]_i_1_n_0
    SLICE_X9Y28          FDSE                                         r  T1/second_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.438    14.779    T1/clock_IBUF_BUFG
    SLICE_X9Y28          FDSE                                         r  T1/second_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y28          FDSE (Setup_fdse_C_S)       -0.429    14.575    T1/second_reg[0]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 T1/state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.328ns (26.445%)  route 3.694ns (73.555%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  T1/state_reg[13]/Q
                         net (fo=3, routed)           0.822     6.423    T1/state[13]
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.152     6.575 r  T1/first[0]_i_9/O
                         net (fo=1, routed)           0.604     7.179    T1/first[0]_i_9_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.348     7.527 r  T1/first[0]_i_7/O
                         net (fo=1, routed)           0.590     8.117    T1/first[0]_i_7_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.241 r  T1/first[0]_i_2/O
                         net (fo=3, routed)           0.565     8.806    T1/first[0]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.930 f  T1/first[0]_i_1/O
                         net (fo=4, routed)           0.624     9.554    T1/p_0_in[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.678 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.489    10.167    T1/second[3]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.438    14.779    T1/clock_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y28          FDRE (Setup_fdre_C_R)       -0.429    14.575    T1/second_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 T1/state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.328ns (26.445%)  route 3.694ns (73.555%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  T1/state_reg[13]/Q
                         net (fo=3, routed)           0.822     6.423    T1/state[13]
    SLICE_X2Y26          LUT4 (Prop_lut4_I1_O)        0.152     6.575 r  T1/first[0]_i_9/O
                         net (fo=1, routed)           0.604     7.179    T1/first[0]_i_9_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.348     7.527 r  T1/first[0]_i_7/O
                         net (fo=1, routed)           0.590     8.117    T1/first[0]_i_7_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.241 r  T1/first[0]_i_2/O
                         net (fo=3, routed)           0.565     8.806    T1/first[0]_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.930 f  T1/first[0]_i_1/O
                         net (fo=4, routed)           0.624     9.554    T1/p_0_in[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.678 r  T1/second[3]_i_1/O
                         net (fo=4, routed)           0.489    10.167    T1/second[3]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.438    14.779    T1/clock_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y28          FDRE (Setup_fdre_C_R)       -0.429    14.575    T1/second_reg[3]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 LC1/win_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.418ns (25.823%)  route 4.073ns (74.177%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.549     5.070    LC1/clock_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  LC1/win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 f  LC1/win_reg/Q
                         net (fo=19, routed)          0.817     6.344    G1/win
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.150     6.494 r  G1/led[15]_i_11/O
                         net (fo=11, routed)          1.806     8.300    G1/led[15]_i_11_n_0
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.356     8.656 r  G1/led[4]_i_2/O
                         net (fo=6, routed)           0.907     9.563    G1/led[4]_i_2_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.332     9.895 r  G1/led[3]_i_4/O
                         net (fo=1, routed)           0.542    10.438    G1/led[3]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.562 r  G1/led[3]_i_1/O
                         net (fo=1, routed)           0.000    10.562    LC1/D[3]
    SLICE_X9Y23          FDRE                                         r  LC1/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.435    14.776    LC1/clock_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  LC1/led_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.029    15.030    LC1/led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DBBU/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.582     1.465    DBBU/u1/clock_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  DBBU/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  DBBU/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.095     1.724    DBBU/u1/counter_reg[12]
    SLICE_X3Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  DBBU/u1/slow_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.769    DBBU/u1/slow_clk_i_1__1_n_0
    SLICE_X3Y24          FDRE                                         r  DBBU/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.850     1.977    DBBU/u1/clock_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  DBBU/u1/slow_clk_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.092     1.570    DBBU/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 DBBL/u1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBL/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.126%)  route 0.171ns (47.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.586     1.469    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  DBBL/u1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DBBL/u1/counter_reg[11]/Q
                         net (fo=3, routed)           0.171     1.781    DBBL/u1/counter_reg[11]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  DBBL/u1/slow_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.826    DBBL/u1/slow_clk_i_1__2_n_0
    SLICE_X4Y21          FDRE                                         r  DBBL/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.852     1.979    DBBL/u1/clock_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  DBBL/u1/slow_clk_reg/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.092     1.593    DBBL/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.483%)  route 0.148ns (41.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.581     1.464    DBBR/u1/clock_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  DBBR/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  DBBR/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.148     1.776    DBBR/u1/counter_reg[12]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  DBBR/u1/slow_clk_i_1__3/O
                         net (fo=1, routed)           0.000     1.821    DBBR/u1/slow_clk_i_1__3_n_0
    SLICE_X7Y22          FDRE                                         r  DBBR/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.851     1.978    DBBR/u1/clock_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  DBBR/u1/slow_clk_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.091     1.570    DBBR/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.587     1.470    T1/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  T1/state_reg[24]/Q
                         net (fo=3, routed)           0.118     1.729    T1/state__0[24]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  T1/state0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.837    T1/p_1_in[24]
    SLICE_X3Y30          FDRE                                         r  T1/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     1.983    T1/clock_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  T1/state_reg[24]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    T1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DBBD/u1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBD/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.584     1.467    DBBD/u1/clock_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  DBBD/u1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DBBD/u1/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.728    DBBD/u1/counter_reg[15]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  DBBD/u1/counter_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.836    DBBD/u1/counter_reg[12]_i_1__3_n_4
    SLICE_X7Y20          FDRE                                         r  DBBD/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.853     1.980    DBBD/u1/clock_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  DBBD/u1/counter_reg[15]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.105     1.572    DBBD/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DBBD/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBD/u1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.587     1.470    DBBD/u1/clock_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  DBBD/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DBBD/u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.731    DBBD/u1/counter_reg[3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  DBBD/u1/counter_reg[0]_i_2__3/O[3]
                         net (fo=1, routed)           0.000     1.839    DBBD/u1/counter_reg[0]_i_2__3_n_4
    SLICE_X7Y17          FDRE                                         r  DBBD/u1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     1.983    DBBD/u1/clock_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  DBBD/u1/counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.105     1.575    DBBD/u1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DBBL/u1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBL/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DBBL/u1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DBBL/u1/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.729    DBBL/u1/counter_reg[15]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  DBBL/u1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    DBBL/u1/counter_reg[12]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  DBBL/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.854     1.981    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DBBL/u1/counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    DBBL/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DBBL/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBL/u1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DBBL/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DBBL/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.115     1.724    DBBL/u1/counter_reg[12]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  DBBL/u1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    DBBL/u1/counter_reg[12]_i_1_n_7
    SLICE_X3Y21          FDRE                                         r  DBBL/u1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.854     1.981    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DBBL/u1/counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    DBBL/u1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DBBU/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBU/u1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    DBBU/u1/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  DBBU/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  DBBU/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.759    DBBU/u1/counter_reg[2]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  DBBU/u1/counter_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.869    DBBU/u1/counter_reg[0]_i_2__2_n_5
    SLICE_X2Y21          FDRE                                         r  DBBU/u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.854     1.981    DBBU/u1/clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  DBBU/u1/counter_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.134     1.602    DBBU/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DBBL/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBL/u1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.588     1.471    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  DBBL/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DBBL/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.733    DBBL/u1/counter_reg[2]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  DBBL/u1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.844    DBBL/u1/counter_reg[0]_i_2_n_5
    SLICE_X3Y18          FDRE                                         r  DBBL/u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.857     1.984    DBBL/u1/clock_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  DBBL/u1/counter_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    DBBL/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    DBBC/u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    DBBC/u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    DBBC/u1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    DBBC/u1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    DBBC/u1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    DBBC/u1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    DBBC/u1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    DBBC/u1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    DBBC/u1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    DBBC/u1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    DBBC/u1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    DBBC/u1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    DBBC/u1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    DBBC/u1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DBBC/u1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/current_mode_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.047ns  (logic 0.934ns (23.081%)  route 3.113ns (76.919%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 r  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.318     2.930    G1/current_mode[1]
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.328     3.258 f  G1/current_mode_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.789     4.047    G1/current_mode_reg[0]_LDC_i_1_n_0
    SLICE_X5Y22          FDPE                                         f  G1/current_mode_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/current_mode_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.030ns  (logic 0.934ns (23.178%)  route 3.096ns (76.822%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 f  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.187     2.799    G1/current_mode[1]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.328     3.127 f  G1/current_mode_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.903     4.030    G1/current_mode_reg[1]_LDC_i_2_n_0
    SLICE_X8Y20          LDCE                                         f  G1/current_mode_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/current_mode_reg[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.964ns  (logic 0.934ns (23.565%)  route 3.030ns (76.435%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 f  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.321     2.932    G1/current_mode[1]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.328     3.260 f  G1/current_mode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.703     3.964    G1/current_mode_reg[0]_LDC_i_2_n_0
    SLICE_X8Y22          FDCE                                         f  G1/current_mode_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/current_mode_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.934ns (24.011%)  route 2.956ns (75.989%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 f  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.187     2.799    G1/current_mode[1]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.328     3.127 f  G1/current_mode_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.763     3.890    G1/current_mode_reg[1]_LDC_i_2_n_0
    SLICE_X9Y21          FDCE                                         f  G1/current_mode_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/current_mode_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.664ns  (logic 0.934ns (25.492%)  route 2.730ns (74.508%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 f  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.321     2.932    G1/current_mode[1]
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.328     3.260 f  G1/current_mode_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.403     3.664    G1/current_mode_reg[0]_LDC_i_2_n_0
    SLICE_X4Y22          LDCE                                         f  G1/current_mode_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DBBC/d0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.355ns  (logic 1.441ns (42.959%)  route 1.914ns (57.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           1.914     3.355    DBBC/d0/btnC_IBUF
    SLICE_X9Y29          FDRE                                         r  DBBC/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBL/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.817ns  (logic 0.608ns (21.583%)  route 2.209ns (78.417%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  DBBL/d2/Q_reg/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBL/d2/Q_reg/Q
                         net (fo=4, routed)           1.024     1.480    G1/Q2
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.152     1.632 f  G1/current_mode_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.185     2.817    G1/current_mode_reg[1]_LDC_i_1_n_0
    SLICE_X8Y21          FDPE                                         f  G1/current_mode_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            DBBU/d0/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 1.454ns (54.610%)  route 1.208ns (45.390%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.208     2.662    DBBU/d0/btnU_IBUF
    SLICE_X4Y25          FDRE                                         r  DBBU/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            G1/current_mode_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.640ns  (logic 0.606ns (22.950%)  route 2.034ns (77.050%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 r  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.029     2.640    G1/current_mode[1]
    SLICE_X5Y22          FDPE                                         r  G1/current_mode_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            G1/current_mode_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 0.807ns (30.735%)  route 1.819ns (69.265%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          LDCE                         0.000     0.000 r  G1/current_mode_reg[0]_LDC/G
    SLICE_X4Y22          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  G1/current_mode_reg[0]_LDC/Q
                         net (fo=14, routed)          1.394     1.953    G1/current_mode_reg[0]_LDC_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.124     2.077 r  G1/current_mode[1]_P_i_2/O
                         net (fo=1, routed)           0.425     2.502    G1/current_mode[1]_P_i_2_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I1_O)        0.124     2.626 r  G1/current_mode[1]_P_i_1/O
                         net (fo=1, routed)           0.000     2.626    G1/current_mode[1]_P_i_1_n_0
    SLICE_X8Y21          FDPE                                         r  G1/current_mode_reg[1]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBL/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBL/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  DBBL/d0/Q_reg/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBL/d0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.311    DBBL/d1/Q_reg_0
    SLICE_X5Y21          FDRE                                         r  DBBL/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBR/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBR/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  DBBR/d0/Q_reg/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d0/Q_reg/Q
                         net (fo=1, routed)           0.170     0.311    DBBR/d1/Q_reg_0
    SLICE_X7Y23          FDRE                                         r  DBBR/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBU/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBU/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE                         0.000     0.000 r  DBBU/d0/Q_reg/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBU/d0/Q_reg/Q
                         net (fo=1, routed)           0.174     0.315    DBBU/d1/Q_reg_2
    SLICE_X4Y25          FDRE                                         r  DBBU/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBR/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBR/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  DBBR/d1/Q_reg/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d1/Q_reg/Q
                         net (fo=2, routed)           0.181     0.322    DBBR/d2/Q1
    SLICE_X7Y23          FDRE                                         r  DBBR/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBC/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.514%)  route 0.199ns (58.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.199     0.340    DBBC/d2/Q1
    SLICE_X9Y29          FDRE                                         r  DBBC/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBC/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBC/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d0/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d0/Q_reg/Q
                         net (fo=1, routed)           0.199     0.340    DBBC/d1/Q_reg_0
    SLICE_X9Y29          FDRE                                         r  DBBC/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBL/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBL/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.389%)  route 0.200ns (58.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  DBBL/d1/Q_reg/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBL/d1/Q_reg/Q
                         net (fo=5, routed)           0.200     0.341    DBBL/d2/Q1
    SLICE_X5Y21          FDRE                                         r  DBBL/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBD/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBD/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.930%)  route 0.212ns (60.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  DBBD/d1/Q_reg/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBD/d1/Q_reg/Q
                         net (fo=3, routed)           0.212     0.353    DBBD/d2/Q1
    SLICE_X7Y26          FDRE                                         r  DBBD/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBU/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBU/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.921%)  route 0.221ns (61.079%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE                         0.000     0.000 r  DBBU/d1/Q_reg/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBU/d1/Q_reg/Q
                         net (fo=4, routed)           0.221     0.362    DBBU/d2/Q1
    SLICE_X4Y25          FDRE                                         r  DBBU/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            G1/current_mode_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.225%)  route 0.156ns (42.775%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDPE                         0.000     0.000 r  G1/current_mode_reg[1]_P/C
    SLICE_X8Y21          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  G1/current_mode_reg[1]_P/Q
                         net (fo=12, routed)          0.156     0.320    G1/current_mode_reg[1]_P_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  G1/current_mode[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.365    G1/current_mode[1]_C_i_1_n_0
    SLICE_X9Y21          FDCE                                         r  G1/current_mode_reg[1]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.868ns  (logic 4.698ns (43.230%)  route 6.170ns (56.770%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.405     7.007    T1/state[15]
    SLICE_X10Y28         LUT4 (Prop_lut4_I1_O)        0.150     7.157 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.134     8.291    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.353     8.644 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.630    12.274    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.014 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.014    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.633ns  (logic 4.703ns (44.226%)  route 5.930ns (55.774%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.405     7.007    T1/state[15]
    SLICE_X10Y28         LUT4 (Prop_lut4_I1_O)        0.150     7.157 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.129     8.286    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.358     8.644 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.396    12.040    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    15.778 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.778    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.463ns (42.850%)  route 5.953ns (57.150%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.405     7.007    T1/state[15]
    SLICE_X10Y28         LUT4 (Prop_lut4_I1_O)        0.150     7.157 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.129     8.286    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.328     8.614 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.418    12.032    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.561 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.561    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.359ns  (logic 4.438ns (42.847%)  route 5.920ns (57.153%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.405     7.007    T1/state[15]
    SLICE_X10Y28         LUT4 (Prop_lut4_I1_O)        0.150     7.157 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.134     8.291    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.328     8.619 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.380    12.000    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.504 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.504    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.686ns (45.358%)  route 5.645ns (54.642%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.522     7.123    T1/state[15]
    SLICE_X10Y27         LUT4 (Prop_lut4_I2_O)        0.146     7.269 f  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.972     8.241    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.356     8.597 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.151    11.748    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    15.476 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.476    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.159ns  (logic 4.441ns (43.714%)  route 5.718ns (56.286%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.522     7.123    T1/state[15]
    SLICE_X10Y27         LUT4 (Prop_lut4_I2_O)        0.146     7.269 r  T1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.972     8.241    T1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.328     8.569 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.224    11.793    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.304 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.304    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 4.469ns (46.607%)  route 5.120ns (53.393%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.405     7.007    T1/state[15]
    SLICE_X10Y28         LUT4 (Prop_lut4_I1_O)        0.150     7.157 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.823     7.980    T1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.328     8.308 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.891    11.199    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.734 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.734    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.982ns  (logic 4.039ns (44.972%)  route 4.943ns (55.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.549     5.070    LC1/clock_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  LC1/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  LC1/led_reg[15]/Q
                         net (fo=5, routed)           4.943    10.531    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.052 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.052    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.079ns (45.823%)  route 4.823ns (54.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.522     7.123    T1/state[15]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.247 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.301    10.548    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.047 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.047    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.083ns (46.076%)  route 4.778ns (53.924%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.624     5.145    T1/clock_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  T1/state_reg[15]/Q
                         net (fo=11, routed)          1.405     7.007    T1/state[15]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.131 r  T1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.373    10.504    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.006 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.006    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LC1/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.351ns (68.462%)  route 0.622ns (31.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.554     1.437    LC1/clock_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  LC1/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  LC1/led_reg[3]/Q
                         net (fo=3, routed)           0.622     2.201    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.411 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.411    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.343ns (65.850%)  route 0.696ns (34.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.553     1.436    LC1/clock_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  LC1/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  LC1/led_reg[7]/Q
                         net (fo=3, routed)           0.696     2.274    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.475 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.475    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.374ns (65.543%)  route 0.722ns (34.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.553     1.436    LC1/clock_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  LC1/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  LC1/led_reg[4]/Q
                         net (fo=3, routed)           0.722     2.322    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.532 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.532    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.366ns (65.201%)  route 0.729ns (34.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.554     1.437    LC1/clock_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  LC1/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  LC1/led_reg[2]/Q
                         net (fo=3, routed)           0.729     2.330    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.532 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.532    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.380ns (62.978%)  route 0.811ns (37.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.553     1.436    LC1/clock_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  LC1/led_reg[5]/Q
                         net (fo=3, routed)           0.811     2.411    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.627 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.627    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.369ns (61.859%)  route 0.844ns (38.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.554     1.437    LC1/clock_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  LC1/led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  LC1/led_reg[8]/Q
                         net (fo=4, routed)           0.844     2.445    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.651 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.651    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.395ns (62.643%)  route 0.832ns (37.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.553     1.436    LC1/clock_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  LC1/led_reg[1]/Q
                         net (fo=3, routed)           0.832     2.432    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.662 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.662    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.371ns (60.585%)  route 0.892ns (39.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.554     1.437    LC1/clock_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  LC1/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  LC1/led_reg[6]/Q
                         net (fo=3, routed)           0.892     2.493    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.701 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.701    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.370ns (56.927%)  route 1.037ns (43.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.553     1.436    LC1/clock_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  LC1/led_reg[0]/Q
                         net (fo=2, routed)           1.037     2.637    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.843 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.369ns (52.539%)  route 1.237ns (47.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.553     1.436    LC1/clock_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  LC1/led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  LC1/led_reg[11]/Q
                         net (fo=2, routed)           1.237     2.837    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.042 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.042    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            LC1/win_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.159ns  (logic 2.075ns (20.427%)  route 8.084ns (79.573%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=22, routed)          4.278     5.734    LC1/sw_IBUF[14]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  LC1/led[14]_i_6/O
                         net (fo=2, routed)           0.964     6.821    LC1/led[14]_i_6_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.945 r  LC1/led[12]_i_2/O
                         net (fo=2, routed)           0.972     7.917    LC1/sw[7]_0
    SLICE_X9Y24          LUT4 (Prop_lut4_I2_O)        0.124     8.041 f  LC1/win_i_6/O
                         net (fo=1, routed)           1.016     9.057    G1/win_reg_3
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.181 f  G1/win_i_3/O
                         net (fo=1, routed)           0.854    10.035    G1/win_i_3_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.124    10.159 r  G1/win_i_1/O
                         net (fo=1, routed)           0.000    10.159    LC1/win_reg_1
    SLICE_X9Y25          FDRE                                         r  LC1/win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.433     4.774    LC1/clock_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  LC1/win_reg/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            LC1/led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.827ns (21.893%)  route 6.519ns (78.107%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=22, routed)          4.278     5.734    LC1/sw_IBUF[14]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  LC1/led[14]_i_6/O
                         net (fo=2, routed)           0.964     6.821    LC1/led[14]_i_6_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.945 r  LC1/led[12]_i_2/O
                         net (fo=2, routed)           1.277     8.222    G1/led_reg[12]
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.346 r  G1/led[12]_i_1/O
                         net (fo=1, routed)           0.000     8.346    LC1/D[12]
    SLICE_X9Y26          FDRE                                         r  LC1/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.435     4.776    LC1/clock_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  LC1/led_reg[12]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LC1/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.924ns  (logic 2.058ns (25.973%)  route 5.866ns (74.027%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=27, routed)          4.594     6.050    LC1/sw_IBUF[15]
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.150     6.200 r  LC1/led[2]_i_5/O
                         net (fo=1, routed)           0.452     6.652    LC1/led[2]_i_5_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.328     6.980 f  LC1/led[2]_i_2/O
                         net (fo=2, routed)           0.820     7.800    G1/led_reg[2]
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.924 r  G1/led[2]_i_1/O
                         net (fo=1, routed)           0.000     7.924    LC1/D[2]
    SLICE_X8Y26          FDRE                                         r  LC1/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.435     4.776    LC1/clock_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  LC1/led_reg[2]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LC1/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 2.054ns (26.277%)  route 5.763ns (73.723%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=27, routed)          4.178     5.634    LC1/sw_IBUF[15]
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     5.758 r  LC1/led[11]_i_5/O
                         net (fo=2, routed)           1.060     6.818    LC1/led[11]_i_5_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.146     6.964 f  LC1/led[11]_i_2/O
                         net (fo=2, routed)           0.526     7.489    G1/led_reg[11]
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.328     7.817 r  G1/led[11]_i_1/O
                         net (fo=1, routed)           0.000     7.817    LC1/D[11]
    SLICE_X10Y25         FDRE                                         r  LC1/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.434     4.775    LC1/clock_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  LC1/led_reg[11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LC1/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.784ns  (logic 2.058ns (26.440%)  route 5.726ns (73.560%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=27, routed)          4.070     5.526    LC1/sw_IBUF[15]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.152     5.678 r  LC1/led[13]_i_5/O
                         net (fo=3, routed)           0.759     6.437    LC1/sw[15]_2
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.326     6.763 r  LC1/led[5]_i_2/O
                         net (fo=1, routed)           0.897     7.660    G1/led_reg[5]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124     7.784 r  G1/led[5]_i_1/O
                         net (fo=1, routed)           0.000     7.784    LC1/D[5]
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.433     4.774    LC1/clock_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            LC1/led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.827ns (23.970%)  route 5.796ns (76.030%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=22, routed)          4.278     5.734    LC1/sw_IBUF[14]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     5.858 r  LC1/led[14]_i_6/O
                         net (fo=2, routed)           0.826     6.683    LC1/led[14]_i_6_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.807 r  LC1/led[14]_i_4/O
                         net (fo=2, routed)           0.692     7.499    G1/led_reg[14]_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.623 r  G1/led[14]_i_1/O
                         net (fo=1, routed)           0.000     7.623    LC1/D[14]
    SLICE_X11Y26         FDRE                                         r  LC1/led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.436     4.777    LC1/clock_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  LC1/led_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LC1/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.828ns (24.066%)  route 5.768ns (75.934%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=27, routed)          4.178     5.634    LC1/sw_IBUF[15]
    SLICE_X7Y24          LUT6 (Prop_lut6_I2_O)        0.124     5.758 r  LC1/led[11]_i_5/O
                         net (fo=2, routed)           1.277     7.035    LC1/led[11]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  LC1/led[7]_i_2/O
                         net (fo=2, routed)           0.313     7.472    G1/led_reg[7]
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.124     7.596 r  G1/led[7]_i_1/O
                         net (fo=1, routed)           0.000     7.596    LC1/D[7]
    SLICE_X9Y24          FDRE                                         r  LC1/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.433     4.774    LC1/clock_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  LC1/led_reg[7]/C

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            LC1/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.489ns  (logic 1.770ns (23.634%)  route 5.719ns (76.366%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  G1/current_mode_reg[1]_C/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  G1/current_mode_reg[1]_C/Q
                         net (fo=11, routed)          1.006     1.462    G1/current_mode_reg[1]_C_n_0
    SLICE_X8Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.612 r  G1/current_mode[0]_P_i_2/O
                         net (fo=10, routed)          1.458     3.069    G1/current_mode[1]
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.352     3.421 r  G1/led[15]_i_11/O
                         net (fo=11, routed)          1.806     5.228    G1/led[15]_i_11_n_0
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.356     5.584 r  G1/led[4]_i_2/O
                         net (fo=6, routed)           0.907     6.491    G1/led[4]_i_2_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.332     6.823 r  G1/led[3]_i_4/O
                         net (fo=1, routed)           0.542     7.365    G1/led[3]_i_4_n_0
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.489 r  G1/led[3]_i_1/O
                         net (fo=1, routed)           0.000     7.489    LC1/D[3]
    SLICE_X9Y23          FDRE                                         r  LC1/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.435     4.776    LC1/clock_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  LC1/led_reg[3]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            LC1/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.356ns  (logic 2.058ns (27.973%)  route 5.298ns (72.027%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=20, routed)          3.604     5.073    LC1/sw_IBUF[12]
    SLICE_X8Y26          LUT2 (Prop_lut2_I1_O)        0.117     5.190 r  LC1/led[1]_i_3/O
                         net (fo=2, routed)           1.291     6.481    LC1/sw[8]_3
    SLICE_X7Y24          LUT6 (Prop_lut6_I4_O)        0.348     6.829 r  LC1/led[1]_i_2/O
                         net (fo=2, routed)           0.403     7.232    G1/led_reg[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.124     7.356 r  G1/led[1]_i_1/O
                         net (fo=1, routed)           0.000     7.356    LC1/D[1]
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.433     4.774    LC1/clock_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  LC1/led_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            LC1/led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.108ns  (logic 1.934ns (27.210%)  route 5.174ns (72.790%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=27, routed)          4.070     5.526    LC1/sw_IBUF[15]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.152     5.678 r  LC1/led[13]_i_5/O
                         net (fo=3, routed)           1.104     6.782    G1/led_reg[13]_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I3_O)        0.326     7.108 r  G1/led[13]_i_1/O
                         net (fo=1, routed)           0.000     7.108    LC1/D[13]
    SLICE_X9Y26          FDRE                                         r  LC1/led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.435     4.776    LC1/clock_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  LC1/led_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.931%)  route 0.362ns (66.069%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d1/Q1
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.427 r  DBBC/d1/second[3]_i_2/O
                         net (fo=4, routed)           0.121     0.548    T1/second_reg[3]_0[0]
    SLICE_X9Y28          FDSE                                         r  T1/second_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    T1/clock_IBUF_BUFG
    SLICE_X9Y28          FDSE                                         r  T1/second_reg[0]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.931%)  route 0.362ns (66.069%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d1/Q1
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.427 r  DBBC/d1/second[3]_i_2/O
                         net (fo=4, routed)           0.121     0.548    T1/second_reg[3]_0[0]
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    T1/clock_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[2]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.931%)  route 0.362ns (66.069%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d1/Q1
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.427 r  DBBC/d1/second[3]_i_2/O
                         net (fo=4, routed)           0.121     0.548    T1/second_reg[3]_0[0]
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.824     1.951    T1/clock_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  T1/second_reg[3]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.993%)  route 0.434ns (70.007%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d2/Q1
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.045     0.427 r  DBBC/d2/first[3]_i_2/O
                         net (fo=6, routed)           0.193     0.620    T1/E[0]
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.825     1.952    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[0]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.993%)  route 0.434ns (70.007%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d2/Q1
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.045     0.427 r  DBBC/d2/first[3]_i_2/O
                         net (fo=6, routed)           0.193     0.620    T1/E[0]
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.825     1.952    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[1]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.993%)  route 0.434ns (70.007%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d2/Q1
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.045     0.427 r  DBBC/d2/first[3]_i_2/O
                         net (fo=6, routed)           0.193     0.620    T1/E[0]
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.825     1.952    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[2]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.993%)  route 0.434ns (70.007%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d2/Q1
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.045     0.427 r  DBBC/d2/first[3]_i_2/O
                         net (fo=6, routed)           0.193     0.620    T1/E[0]
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.825     1.952    T1/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  T1/first_reg[3]/C

Slack:                    inf
  Source:                 DBBC/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.049%)  route 0.477ns (71.951%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE                         0.000     0.000 r  DBBC/d1/Q_reg/C
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBC/d1/Q_reg/Q
                         net (fo=4, routed)           0.241     0.382    DBBC/d1/Q1
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.045     0.427 r  DBBC/d1/second[3]_i_2/O
                         net (fo=4, routed)           0.236     0.663    T1/second_reg[3]_0[0]
    SLICE_X9Y27          FDSE                                         r  T1/second_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.823     1.950    T1/clock_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  T1/second_reg[1]/C

Slack:                    inf
  Source:                 G1/current_mode_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            LC1/led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.254ns (37.272%)  route 0.427ns (62.728%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDPE                         0.000     0.000 r  G1/current_mode_reg[1]_P/C
    SLICE_X8Y21          FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  G1/current_mode_reg[1]_P/Q
                         net (fo=12, routed)          0.319     0.483    G1/current_mode_reg[1]_P_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.045     0.528 r  G1/led[9]_i_4/O
                         net (fo=2, routed)           0.108     0.636    G1/led[9]_i_4_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.681 r  G1/led[9]_i_1/O
                         net (fo=1, routed)           0.000     0.681    LC1/D[9]
    SLICE_X11Y24         FDRE                                         r  LC1/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.820     1.947    LC1/clock_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  LC1/led_reg[9]/C

Slack:                    inf
  Source:                 DBBD/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.290ns (38.916%)  route 0.455ns (61.084%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE                         0.000     0.000 r  DBBD/d1/Q_reg/C
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBD/d1/Q_reg/Q
                         net (fo=3, routed)           0.168     0.309    DBBU/d1/Q1_0
    SLICE_X7Y26          LUT5 (Prop_lut5_I3_O)        0.042     0.351 f  DBBU/d1/second[3]_i_6/O
                         net (fo=8, routed)           0.287     0.638    T1/first_reg[0]_0
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.107     0.745 r  T1/second[1]_i_1/O
                         net (fo=1, routed)           0.000     0.745    T1/second[1]_i_1_n_0
    SLICE_X9Y27          FDSE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.823     1.950    T1/clock_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  T1/second_reg[1]/C





