// Seed: 4061349679
module module_0 (
    input supply0 id_0,
    inout uwire id_1,
    input tri id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    output wor id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri0 id_16
);
  tri  id_18 = id_6;
  wire id_19;
  always @(id_2 or posedge id_3);
  wire id_20, id_21, id_22;
  module_0 modCall_1 (
      id_9,
      id_18,
      id_1,
      id_2
  );
endmodule
