viewName "module"
langName "Verilog"
libDirs ""
extDirs ".v"
libName ""
libFiles ""
