Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/fsm4.vhd" in Library work.
Architecture behavioral of Entity fsm4 is up to date.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/toplevel.vhf" in Library work.
Entity <clkdiv_muser_toplevel> compiled.
Entity <clkdiv_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/clkdiv.vhf" in Library work.
Architecture behavioral of Entity clkdiv is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdiv_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fsm4> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/toplevel.vhf" line 392: Unconnected output port 'clk190' of component 'clkdiv_MUSER_toplevel'.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <clkdiv_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_39> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_42> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_43> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_45> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_47> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_50> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_51> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_53> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_56> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_57> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_59> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_61> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_64> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_65> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_67> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_70> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_71> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_101> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_103> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_106> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_107> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_109> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_112> in unit <clkdiv_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_113> in unit <clkdiv_MUSER_toplevel>.
Entity <clkdiv_MUSER_toplevel> analyzed. Unit <clkdiv_MUSER_toplevel> generated.

Analyzing Entity <fsm4> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/fsm4.vhd" line 73: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <travaux>
Entity <fsm4> analyzed. Unit <fsm4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm4>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/fsm4.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | rouge_vert                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <Led>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <fsm4> synthesized.


Synthesizing Unit <clkdiv_MUSER_toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/toplevel.vhf".
Unit <clkdiv_MUSER_toplevel> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "/home/l2/ferlicotdelbe/tp/ARCHI/tp5.2/toplevel.vhf".
WARNING:Xst:647 - Input <switches<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_4/State/FSM> on signal <State[1:6]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 rouge_vert   | 000001
 rouge_orange | 000100
 vert_rouge   | 010000
 orange_rouge | 100000
 orange_on    | 000010
 orange_off   | 001000
--------------------------
WARNING:Xst:1710 - FF/Latch <Led_3> (without init value) has a constant value of 0 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Led_4> (without init value) has a constant value of 0 in block <XLXI_4>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Led_3> (without init value) has a constant value of 0 in block <fsm4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Led_4> (without init value) has a constant value of 0 in block <fsm4>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <State_FSM_FFd6> in Unit <fsm4> is equivalent to the following FF/Latch, which will be removed : <Led_0> 
INFO:Xst:2261 - The FF/Latch <State_FSM_FFd2> in Unit <fsm4> is equivalent to the following FF/Latch, which will be removed : <Led_5> 

Optimizing unit <toplevel> ...

Optimizing unit <fsm4> ...

Optimizing unit <clkdiv_MUSER_toplevel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 32
#      GND                         : 1
#      INV                         : 28
#      LUT2                        : 3
# FlipFlops/Latches                : 38
#      FD                          : 33
#      FDR                         : 1
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       22  out of   8672     0%  
 Number of Slice Flip Flops:             38  out of  17344     0%  
 Number of 4 input LUTs:                 31  out of  17344     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  10  out of    250     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
XLXN_1                             | NONE(XLXI_4/State_FSM_FFd6)| 11    |
XLXI_1/XLXN_123                    | NONE(XLXI_1/XLXI_113)      | 1     |
XLXI_1/XLXN_124                    | NONE(XLXI_1/XLXI_112)      | 1     |
XLXI_1/XLXN_156                    | NONE(XLXI_1/XLXI_109)      | 1     |
XLXI_1/XLXN_118                    | NONE(XLXI_1/XLXI_107)      | 1     |
XLXI_1/XLXN_119                    | NONE(XLXI_1/XLXI_106)      | 1     |
XLXI_1/XLXN_115                    | NONE(XLXI_1/XLXI_103)      | 1     |
XLXI_1/XLXN_152                    | NONE(XLXI_1/XLXI_101)      | 1     |
XLXI_1/XLXN_74                     | NONE(XLXI_1/XLXI_71)       | 1     |
XLXI_1/XLXN_71                     | NONE(XLXI_1/XLXI_67)       | 1     |
XLXI_1/XLXN_68                     | NONE(XLXI_1/XLXI_65)       | 1     |
XLXI_1/XLXN_69                     | NONE(XLXI_1/XLXI_64)       | 1     |
XLXI_1/XLXN_65                     | NONE(XLXI_1/XLXI_61)       | 1     |
XLXI_1/XLXN_63                     | NONE(XLXI_1/XLXI_59)       | 1     |
XLXI_1/XLXN_60                     | NONE(XLXI_1/XLXI_57)       | 1     |
XLXI_1/XLXN_61                     | NONE(XLXI_1/XLXI_56)       | 1     |
XLXI_1/clk190_DUMMY                | NONE(XLXI_1/XLXI_53)       | 1     |
XLXI_1/XLXN_54                     | NONE(XLXI_1/XLXI_51)       | 1     |
XLXI_1/XLXN_55                     | NONE(XLXI_1/XLXI_50)       | 1     |
XLXI_1/XLXN_51                     | NONE(XLXI_1/XLXI_47)       | 1     |
XLXI_1/XLXN_154                    | NONE(XLXI_1/XLXI_45)       | 1     |
XLXI_1/XLXN_45                     | NONE(XLXI_1/XLXI_43)       | 1     |
XLXI_1/XLXN_46                     | NONE(XLXI_1/XLXI_42)       | 1     |
XLXI_1/XLXN_18                     | NONE(XLXI_1/XLXI_39)       | 1     |
XLXI_1/XLXN_16                     | NONE(XLXI_1/XLXI_15)       | 1     |
XLXI_1/XLXN_3                      | NONE(XLXI_1/XLXI_13)       | 1     |
XLXI_1/XLXN_1                      | NONE(XLXI_1/XLXI_3)        | 1     |
clk                                | BUFGP                      | 1     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.984ns (Maximum Frequency: 335.121MHz)
   Minimum input arrival time before clock: 2.936ns
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_1'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 17 / 15
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_70 (FF)
  Destination:       XLXI_1/XLXI_70 (FF)
  Source Clock:      XLXN_1 rising
  Destination Clock: XLXN_1 rising

  Data Path: XLXI_1/XLXI_70 to XLXI_1/XLXI_70
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_70 (XLXI_1/XLXN_74)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_69 (XLXI_1/XLXN_76)
     FD:D                      0.308          XLXI_1/XLXI_70
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_123'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_113 (FF)
  Destination:       XLXI_1/XLXI_113 (FF)
  Source Clock:      XLXI_1/XLXN_123 rising
  Destination Clock: XLXI_1/XLXN_123 rising

  Data Path: XLXI_1/XLXI_113 to XLXI_1/XLXI_113
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_113 (XLXI_1/XLXN_154)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_114 (XLXI_1/XLXN_126)
     FD:D                      0.308          XLXI_1/XLXI_113
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_124'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_112 (FF)
  Destination:       XLXI_1/XLXI_112 (FF)
  Source Clock:      XLXI_1/XLXN_124 rising
  Destination Clock: XLXI_1/XLXN_124 rising

  Data Path: XLXI_1/XLXI_112 to XLXI_1/XLXI_112
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_112 (XLXI_1/XLXN_123)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_111 (XLXI_1/XLXN_125)
     FD:D                      0.308          XLXI_1/XLXI_112
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_156'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_109 (FF)
  Destination:       XLXI_1/XLXI_109 (FF)
  Source Clock:      XLXI_1/XLXN_156 rising
  Destination Clock: XLXI_1/XLXN_156 rising

  Data Path: XLXI_1/XLXI_109 to XLXI_1/XLXI_109
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_109 (XLXI_1/XLXN_124)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_110 (XLXI_1/XLXN_122)
     FD:D                      0.308          XLXI_1/XLXI_109
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_118'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_107 (FF)
  Destination:       XLXI_1/XLXI_107 (FF)
  Source Clock:      XLXI_1/XLXN_118 rising
  Destination Clock: XLXI_1/XLXN_118 rising

  Data Path: XLXI_1/XLXI_107 to XLXI_1/XLXI_107
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_107 (XLXI_1/XLXN_156)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_108 (XLXI_1/XLXN_121)
     FD:D                      0.308          XLXI_1/XLXI_107
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_119'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_106 (FF)
  Destination:       XLXI_1/XLXI_106 (FF)
  Source Clock:      XLXI_1/XLXN_119 rising
  Destination Clock: XLXI_1/XLXN_119 rising

  Data Path: XLXI_1/XLXI_106 to XLXI_1/XLXI_106
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_106 (XLXI_1/XLXN_118)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_105 (XLXI_1/XLXN_120)
     FD:D                      0.308          XLXI_1/XLXI_106
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_115'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_103 (FF)
  Destination:       XLXI_1/XLXI_103 (FF)
  Source Clock:      XLXI_1/XLXN_115 rising
  Destination Clock: XLXI_1/XLXN_115 rising

  Data Path: XLXI_1/XLXI_103 to XLXI_1/XLXI_103
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_103 (XLXI_1/XLXN_119)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_104 (XLXI_1/XLXN_117)
     FD:D                      0.308          XLXI_1/XLXI_103
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_152'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_101 (FF)
  Destination:       XLXI_1/XLXI_101 (FF)
  Source Clock:      XLXI_1/XLXN_152 rising
  Destination Clock: XLXI_1/XLXN_152 rising

  Data Path: XLXI_1/XLXI_101 to XLXI_1/XLXI_101
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_101 (XLXI_1/XLXN_115)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_102 (XLXI_1/XLXN_116)
     FD:D                      0.308          XLXI_1/XLXI_101
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_74'
  Clock period: 2.443ns (frequency: 409.333MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.443ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_71 (FF)
  Destination:       XLXI_1/XLXI_71 (FF)
  Source Clock:      XLXI_1/XLXN_74 rising
  Destination Clock: XLXI_1/XLXN_74 rising

  Data Path: XLXI_1/XLXI_71 to XLXI_1/XLXI_71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  XLXI_1/XLXI_71 (XLXI_1/XLXN_77)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_72 (XLXI_1/XLXN_78)
     FD:D                      0.308          XLXI_1/XLXI_71
    ----------------------------------------
    Total                      2.443ns (1.603ns logic, 0.840ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_71'
  Clock period: 2.984ns (frequency: 335.121MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.984ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_67 (FF)
  Destination:       XLXI_1/XLXI_67 (FF)
  Source Clock:      XLXI_1/XLXN_71 rising
  Destination Clock: XLXI_1/XLXN_71 rising

  Data Path: XLXI_1/XLXI_67 to XLXI_1/XLXI_67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   0.961  XLXI_1/XLXI_67 (XLXN_1)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_68 (XLXI_1/XLXN_73)
     FD:D                      0.308          XLXI_1/XLXI_67
    ----------------------------------------
    Total                      2.984ns (1.603ns logic, 1.381ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_68'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_65 (FF)
  Destination:       XLXI_1/XLXI_65 (FF)
  Source Clock:      XLXI_1/XLXN_68 rising
  Destination Clock: XLXI_1/XLXN_68 rising

  Data Path: XLXI_1/XLXI_65 to XLXI_1/XLXI_65
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_65 (XLXI_1/XLXN_71)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_66 (XLXI_1/XLXN_72)
     FD:D                      0.308          XLXI_1/XLXI_65
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_69'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_64 (FF)
  Destination:       XLXI_1/XLXI_64 (FF)
  Source Clock:      XLXI_1/XLXN_69 rising
  Destination Clock: XLXI_1/XLXN_69 rising

  Data Path: XLXI_1/XLXI_64 to XLXI_1/XLXI_64
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_64 (XLXI_1/XLXN_68)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_63 (XLXI_1/XLXN_70)
     FD:D                      0.308          XLXI_1/XLXI_64
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_65'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_61 (FF)
  Destination:       XLXI_1/XLXI_61 (FF)
  Source Clock:      XLXI_1/XLXN_65 rising
  Destination Clock: XLXI_1/XLXN_65 rising

  Data Path: XLXI_1/XLXI_61 to XLXI_1/XLXI_61
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_61 (XLXI_1/XLXN_69)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_62 (XLXI_1/XLXN_67)
     FD:D                      0.308          XLXI_1/XLXI_61
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_63'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_59 (FF)
  Destination:       XLXI_1/XLXI_59 (FF)
  Source Clock:      XLXI_1/XLXN_63 rising
  Destination Clock: XLXI_1/XLXN_63 rising

  Data Path: XLXI_1/XLXI_59 to XLXI_1/XLXI_59
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_59 (XLXI_1/XLXN_65)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_60 (XLXI_1/XLXN_66)
     FD:D                      0.308          XLXI_1/XLXI_59
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_60'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_57 (FF)
  Destination:       XLXI_1/XLXI_57 (FF)
  Source Clock:      XLXI_1/XLXN_60 rising
  Destination Clock: XLXI_1/XLXN_60 rising

  Data Path: XLXI_1/XLXI_57 to XLXI_1/XLXI_57
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_57 (XLXI_1/XLXN_63)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_58 (XLXI_1/XLXN_64)
     FD:D                      0.308          XLXI_1/XLXI_57
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_61'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_56 (FF)
  Destination:       XLXI_1/XLXI_56 (FF)
  Source Clock:      XLXI_1/XLXN_61 rising
  Destination Clock: XLXI_1/XLXN_61 rising

  Data Path: XLXI_1/XLXI_56 to XLXI_1/XLXI_56
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_56 (XLXI_1/XLXN_60)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_55 (XLXI_1/XLXN_62)
     FD:D                      0.308          XLXI_1/XLXI_56
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk190_DUMMY'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_53 (FF)
  Destination:       XLXI_1/XLXI_53 (FF)
  Source Clock:      XLXI_1/clk190_DUMMY rising
  Destination Clock: XLXI_1/clk190_DUMMY rising

  Data Path: XLXI_1/XLXI_53 to XLXI_1/XLXI_53
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_53 (XLXI_1/XLXN_61)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_54 (XLXI_1/XLXN_59)
     FD:D                      0.308          XLXI_1/XLXI_53
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_54'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_51 (FF)
  Destination:       XLXI_1/XLXI_51 (FF)
  Source Clock:      XLXI_1/XLXN_54 rising
  Destination Clock: XLXI_1/XLXN_54 rising

  Data Path: XLXI_1/XLXI_51 to XLXI_1/XLXI_51
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_51 (XLXI_1/clk190_DUMMY)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_52 (XLXI_1/XLXN_58)
     FD:D                      0.308          XLXI_1/XLXI_51
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_55'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_50 (FF)
  Destination:       XLXI_1/XLXI_50 (FF)
  Source Clock:      XLXI_1/XLXN_55 rising
  Destination Clock: XLXI_1/XLXN_55 rising

  Data Path: XLXI_1/XLXI_50 to XLXI_1/XLXI_50
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_50 (XLXI_1/XLXN_54)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_49 (XLXI_1/XLXN_56)
     FD:D                      0.308          XLXI_1/XLXI_50
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_51'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_47 (FF)
  Destination:       XLXI_1/XLXI_47 (FF)
  Source Clock:      XLXI_1/XLXN_51 rising
  Destination Clock: XLXI_1/XLXN_51 rising

  Data Path: XLXI_1/XLXI_47 to XLXI_1/XLXI_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_47 (XLXI_1/XLXN_55)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_48 (XLXI_1/XLXN_53)
     FD:D                      0.308          XLXI_1/XLXI_47
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_154'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_45 (FF)
  Destination:       XLXI_1/XLXI_45 (FF)
  Source Clock:      XLXI_1/XLXN_154 rising
  Destination Clock: XLXI_1/XLXN_154 rising

  Data Path: XLXI_1/XLXI_45 to XLXI_1/XLXI_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_45 (XLXI_1/XLXN_51)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_46 (XLXI_1/XLXN_52)
     FD:D                      0.308          XLXI_1/XLXI_45
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_45'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_43 (FF)
  Destination:       XLXI_1/XLXI_43 (FF)
  Source Clock:      XLXI_1/XLXN_45 rising
  Destination Clock: XLXI_1/XLXN_45 rising

  Data Path: XLXI_1/XLXI_43 to XLXI_1/XLXI_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_43 (XLXI_1/XLXN_152)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_44 (XLXI_1/XLXN_49)
     FD:D                      0.308          XLXI_1/XLXI_43
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_46'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_42 (FF)
  Destination:       XLXI_1/XLXI_42 (FF)
  Source Clock:      XLXI_1/XLXN_46 rising
  Destination Clock: XLXI_1/XLXN_46 rising

  Data Path: XLXI_1/XLXI_42 to XLXI_1/XLXI_42
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_42 (XLXI_1/XLXN_45)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_41 (XLXI_1/XLXN_47)
     FD:D                      0.308          XLXI_1/XLXI_42
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_18'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_39 (FF)
  Destination:       XLXI_1/XLXI_39 (FF)
  Source Clock:      XLXI_1/XLXN_18 rising
  Destination Clock: XLXI_1/XLXN_18 rising

  Data Path: XLXI_1/XLXI_39 to XLXI_1/XLXI_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_39 (XLXI_1/XLXN_46)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_40 (XLXI_1/XLXN_44)
     FD:D                      0.308          XLXI_1/XLXI_39
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_16'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_15 (FF)
  Destination:       XLXI_1/XLXI_15 (FF)
  Source Clock:      XLXI_1/XLXN_16 rising
  Destination Clock: XLXI_1/XLXN_16 rising

  Data Path: XLXI_1/XLXI_15 to XLXI_1/XLXI_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_15 (XLXI_1/XLXN_18)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_16 (XLXI_1/XLXN_19)
     FD:D                      0.308          XLXI_1/XLXI_15
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_3'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_13 (FF)
  Destination:       XLXI_1/XLXI_13 (FF)
  Source Clock:      XLXI_1/XLXN_3 rising
  Destination Clock: XLXI_1/XLXN_3 rising

  Data Path: XLXI_1/XLXI_13 to XLXI_1/XLXI_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_13 (XLXI_1/XLXN_16)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_14 (XLXI_1/XLXN_17)
     FD:D                      0.308          XLXI_1/XLXI_13
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_1'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_3 (FF)
  Destination:       XLXI_1/XLXI_3 (FF)
  Source Clock:      XLXI_1/XLXN_1 rising
  Destination Clock: XLXI_1/XLXN_1 rising

  Data Path: XLXI_1/XLXI_3 to XLXI_1/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_3 (XLXI_1/XLXN_3)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_4 (XLXI_1/XLXN_4)
     FD:D                      0.308          XLXI_1/XLXI_3
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_1/XLXI_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_1/XLXI_1 to XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_1 (XLXI_1/XLXN_1)
     INV:I->O              1   0.704   0.420  XLXI_1/XLXI_2 (XLXI_1/XLXN_2)
     FD:D                      0.308          XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.936ns (Levels of Logic = 2)
  Source:            switches<0> (PAD)
  Destination:       XLXI_4/State_FSM_FFd3 (FF)
  Destination Clock: XLXN_1 rising

  Data Path: switches<0> to XLXI_4/State_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  switches_0_IBUF (switches_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  XLXI_4/State_FSM_FFd3-In1 (XLXI_4/State_FSM_FFd3-In)
     FD:D                      0.308          XLXI_4/State_FSM_FFd3
    ----------------------------------------
    Total                      2.936ns (2.230ns logic, 0.706ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            XLXI_4/State_FSM_FFd2 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      XLXN_1 rising

  Data Path: XLXI_4/State_FSM_FFd2 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.587  XLXI_4/State_FSM_FFd2 (XLXI_4/State_FSM_FFd2)
     OBUF:I->O                 3.272          Led_5_OBUF (Led<5>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 2.74 secs
 
--> 


Total memory usage is 154680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

