Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Feb 27 13:21:20 2017
| Host             : dell running 64-bit major release  (build 9200)
| Command          : 
| Design           : pipeline_mips_cpu
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 62.809 (Junction temp exceeded!) |
| Dynamic (W)              | 62.012                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    31.628 |     7179 |       --- |             --- |
|   LUT as Logic           |    22.083 |     2854 |     63400 |            4.50 |
|   LUT as Distributed RAM |     6.155 |     1024 |     19000 |            5.39 |
|   CARRY4                 |     2.528 |      391 |     15850 |            2.47 |
|   F7/F8 Muxes            |     0.630 |      899 |     63400 |            1.42 |
|   Register               |     0.223 |     1746 |    126800 |            1.38 |
|   BUFG                   |     0.008 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       71 |       --- |             --- |
| Signals                  |    27.803 |     4931 |       --- |             --- |
| DSPs                     |     2.545 |        3 |       240 |            1.25 |
| I/O                      |     0.036 |       26 |       210 |           12.38 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    62.809 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    62.575 |      62.012 |      0.563 |
| Vccaux    |       1.800 |     0.093 |       0.000 |      0.093 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| pipeline_mips_cpu           |    62.012 |
|   counter_b                 |     0.021 |
|   counter_l                 |     0.014 |
|   counter_t0                |     1.099 |
|   pc_reg                    |     2.225 |
|   u_ALU                     |     3.108 |
|   u_EX_MEM                  |     1.732 |
|     MemWrite                |    <0.001 |
|     MemtoReg                |     0.069 |
|     R                       |     0.674 |
|     R2                      |     0.799 |
|     RW                      |     0.069 |
|     RegWrite                |     0.012 |
|     jal                     |    <0.001 |
|     pc_4                    |     0.108 |
|     sh                      |    <0.001 |
|     syscall                 |    <0.001 |
|   u_ID_EX                   |    36.857 |
|     ALUCTR                  |     2.471 |
|     ALUSrc                  |     0.110 |
|     ERs                     |     5.740 |
|     ERt                     |     2.444 |
|     MRs                     |    17.476 |
|     MRt                     |     0.157 |
|     MemWrite                |    <0.001 |
|     R1                      |     0.092 |
|     R2                      |     0.110 |
|     RW                      |     0.066 |
|     RegWrite                |     0.010 |
|     beq                     |     0.002 |
|     bgtz                    |    <0.001 |
|     bne                     |    <0.001 |
|     imm                     |     0.121 |
|     j                       |     0.013 |
|     jal                     |    <0.001 |
|     jr                      |     0.410 |
|     lw                      |    <0.001 |
|     offset                  |     0.019 |
|     pc_4                    |     0.541 |
|     sel1                    |     3.616 |
|     sel2                    |     0.016 |
|     sh                      |    <0.001 |
|     shamt                   |     0.036 |
|     shift                   |     3.404 |
|     syscall                 |    <0.001 |
|   u_IF_ID                   |     2.430 |
|     I                       |     2.309 |
|     pc_4                    |     0.121 |
|   u_MEM_WB                  |     1.282 |
|     D__0                    |     0.037 |
|     RW                      |     0.758 |
|     RegWrite                |     0.040 |
|     jal                     |     0.001 |
|     pc_4                    |     0.443 |
|     syscall0                |     0.004 |
|   u_RAM                     |     9.056 |
|     RAM__reg_0_127_0_0      |     0.040 |
|     RAM__reg_0_127_10_10    |     0.037 |
|     RAM__reg_0_127_11_11    |     0.034 |
|     RAM__reg_0_127_12_12    |     0.038 |
|     RAM__reg_0_127_13_13    |     0.039 |
|     RAM__reg_0_127_14_14    |     0.032 |
|     RAM__reg_0_127_15_15    |     0.035 |
|     RAM__reg_0_127_16_16    |     0.049 |
|     RAM__reg_0_127_17_17    |     0.043 |
|     RAM__reg_0_127_18_18    |     0.042 |
|     RAM__reg_0_127_19_19    |     0.041 |
|     RAM__reg_0_127_1_1      |     0.036 |
|     RAM__reg_0_127_20_20    |     0.039 |
|     RAM__reg_0_127_21_21    |     0.039 |
|     RAM__reg_0_127_22_22    |     0.044 |
|     RAM__reg_0_127_23_23    |     0.040 |
|     RAM__reg_0_127_24_24    |     0.037 |
|     RAM__reg_0_127_25_25    |     0.041 |
|     RAM__reg_0_127_26_26    |     0.036 |
|     RAM__reg_0_127_27_27    |     0.036 |
|     RAM__reg_0_127_28_28    |     0.036 |
|     RAM__reg_0_127_29_29    |     0.037 |
|     RAM__reg_0_127_2_2      |     0.030 |
|     RAM__reg_0_127_30_30    |     0.036 |
|     RAM__reg_0_127_31_31    |     0.039 |
|     RAM__reg_0_127_3_3      |     0.041 |
|     RAM__reg_0_127_4_4      |     0.033 |
|     RAM__reg_0_127_5_5      |     0.043 |
|     RAM__reg_0_127_6_6      |     0.034 |
|     RAM__reg_0_127_7_7      |     0.039 |
|     RAM__reg_0_127_8_8      |     0.040 |
|     RAM__reg_0_127_9_9      |     0.036 |
|     RAM__reg_128_255_0_0    |     0.031 |
|     RAM__reg_128_255_10_10  |     0.034 |
|     RAM__reg_128_255_11_11  |     0.030 |
|     RAM__reg_128_255_12_12  |     0.033 |
|     RAM__reg_128_255_13_13  |     0.031 |
|     RAM__reg_128_255_14_14  |     0.029 |
|     RAM__reg_128_255_15_15  |     0.031 |
|     RAM__reg_128_255_16_16  |     0.033 |
|     RAM__reg_128_255_17_17  |     0.030 |
|     RAM__reg_128_255_18_18  |     0.030 |
|     RAM__reg_128_255_19_19  |     0.030 |
|     RAM__reg_128_255_1_1    |     0.028 |
|     RAM__reg_128_255_20_20  |     0.029 |
|     RAM__reg_128_255_21_21  |     0.033 |
|     RAM__reg_128_255_22_22  |     0.030 |
|     RAM__reg_128_255_23_23  |     0.030 |
|     RAM__reg_128_255_24_24  |     0.031 |
|     RAM__reg_128_255_25_25  |     0.036 |
|     RAM__reg_128_255_26_26  |     0.029 |
|     RAM__reg_128_255_27_27  |     0.028 |
|     RAM__reg_128_255_28_28  |     0.031 |
|     RAM__reg_128_255_29_29  |     0.032 |
|     RAM__reg_128_255_2_2    |     0.023 |
|     RAM__reg_128_255_30_30  |     0.028 |
|     RAM__reg_128_255_31_31  |     0.030 |
|     RAM__reg_128_255_3_3    |     0.031 |
|     RAM__reg_128_255_4_4    |     0.024 |
|     RAM__reg_128_255_5_5    |     0.033 |
|     RAM__reg_128_255_6_6    |     0.025 |
|     RAM__reg_128_255_7_7    |     0.026 |
|     RAM__reg_128_255_8_8    |     0.033 |
|     RAM__reg_128_255_9_9    |     0.030 |
|     RAM__reg_256_383_0_0    |     0.031 |
|     RAM__reg_256_383_10_10  |     0.034 |
|     RAM__reg_256_383_11_11  |     0.030 |
|     RAM__reg_256_383_12_12  |     0.031 |
|     RAM__reg_256_383_13_13  |     0.031 |
|     RAM__reg_256_383_14_14  |     0.029 |
|     RAM__reg_256_383_15_15  |     0.029 |
|     RAM__reg_256_383_16_16  |     0.030 |
|     RAM__reg_256_383_17_17  |     0.031 |
|     RAM__reg_256_383_18_18  |     0.030 |
|     RAM__reg_256_383_19_19  |     0.029 |
|     RAM__reg_256_383_1_1    |     0.029 |
|     RAM__reg_256_383_20_20  |     0.029 |
|     RAM__reg_256_383_21_21  |     0.034 |
|     RAM__reg_256_383_22_22  |     0.029 |
|     RAM__reg_256_383_23_23  |     0.029 |
|     RAM__reg_256_383_24_24  |     0.031 |
|     RAM__reg_256_383_25_25  |     0.032 |
|     RAM__reg_256_383_26_26  |     0.029 |
|     RAM__reg_256_383_27_27  |     0.030 |
|     RAM__reg_256_383_28_28  |     0.029 |
|     RAM__reg_256_383_29_29  |     0.029 |
|     RAM__reg_256_383_2_2    |     0.023 |
|     RAM__reg_256_383_30_30  |     0.029 |
|     RAM__reg_256_383_31_31  |     0.029 |
|     RAM__reg_256_383_3_3    |     0.032 |
|     RAM__reg_256_383_4_4    |     0.023 |
|     RAM__reg_256_383_5_5    |     0.033 |
|     RAM__reg_256_383_6_6    |     0.025 |
|     RAM__reg_256_383_7_7    |     0.026 |
|     RAM__reg_256_383_8_8    |     0.032 |
|     RAM__reg_256_383_9_9    |     0.031 |
|     RAM__reg_384_511_0_0    |     0.031 |
|     RAM__reg_384_511_10_10  |     0.031 |
|     RAM__reg_384_511_11_11  |     0.030 |
|     RAM__reg_384_511_12_12  |     0.033 |
|     RAM__reg_384_511_13_13  |     0.031 |
|     RAM__reg_384_511_14_14  |     0.029 |
|     RAM__reg_384_511_15_15  |     0.029 |
|     RAM__reg_384_511_16_16  |     0.033 |
|     RAM__reg_384_511_17_17  |     0.029 |
|     RAM__reg_384_511_18_18  |     0.029 |
|     RAM__reg_384_511_19_19  |     0.029 |
|     RAM__reg_384_511_1_1    |     0.030 |
|     RAM__reg_384_511_20_20  |     0.033 |
|     RAM__reg_384_511_21_21  |     0.032 |
|     RAM__reg_384_511_22_22  |     0.031 |
|     RAM__reg_384_511_23_23  |     0.031 |
|     RAM__reg_384_511_24_24  |     0.029 |
|     RAM__reg_384_511_25_25  |     0.033 |
|     RAM__reg_384_511_26_26  |     0.030 |
|     RAM__reg_384_511_27_27  |     0.030 |
|     RAM__reg_384_511_28_28  |     0.031 |
|     RAM__reg_384_511_29_29  |     0.029 |
|     RAM__reg_384_511_2_2    |     0.023 |
|     RAM__reg_384_511_30_30  |     0.031 |
|     RAM__reg_384_511_31_31  |     0.032 |
|     RAM__reg_384_511_3_3    |     0.032 |
|     RAM__reg_384_511_4_4    |     0.024 |
|     RAM__reg_384_511_5_5    |     0.031 |
|     RAM__reg_384_511_6_6    |     0.027 |
|     RAM__reg_384_511_7_7    |     0.029 |
|     RAM__reg_384_511_8_8    |     0.031 |
|     RAM__reg_384_511_9_9    |     0.034 |
|     RAM__reg_512_639_0_0    |     0.033 |
|     RAM__reg_512_639_10_10  |     0.035 |
|     RAM__reg_512_639_11_11  |     0.030 |
|     RAM__reg_512_639_12_12  |     0.030 |
|     RAM__reg_512_639_13_13  |     0.031 |
|     RAM__reg_512_639_14_14  |     0.029 |
|     RAM__reg_512_639_15_15  |     0.030 |
|     RAM__reg_512_639_16_16  |     0.031 |
|     RAM__reg_512_639_17_17  |     0.028 |
|     RAM__reg_512_639_18_18  |     0.031 |
|     RAM__reg_512_639_19_19  |     0.032 |
|     RAM__reg_512_639_1_1    |     0.032 |
|     RAM__reg_512_639_20_20  |     0.029 |
|     RAM__reg_512_639_21_21  |     0.031 |
|     RAM__reg_512_639_22_22  |     0.032 |
|     RAM__reg_512_639_23_23  |     0.031 |
|     RAM__reg_512_639_24_24  |     0.031 |
|     RAM__reg_512_639_25_25  |     0.033 |
|     RAM__reg_512_639_26_26  |     0.029 |
|     RAM__reg_512_639_27_27  |     0.029 |
|     RAM__reg_512_639_28_28  |     0.032 |
|     RAM__reg_512_639_29_29  |     0.028 |
|     RAM__reg_512_639_2_2    |     0.023 |
|     RAM__reg_512_639_30_30  |     0.031 |
|     RAM__reg_512_639_31_31  |     0.030 |
|     RAM__reg_512_639_3_3    |     0.031 |
|     RAM__reg_512_639_4_4    |     0.026 |
|     RAM__reg_512_639_5_5    |     0.033 |
|     RAM__reg_512_639_6_6    |     0.024 |
|     RAM__reg_512_639_7_7    |     0.026 |
|     RAM__reg_512_639_8_8    |     0.032 |
|     RAM__reg_512_639_9_9    |     0.029 |
|     RAM__reg_640_767_0_0    |     0.031 |
|     RAM__reg_640_767_10_10  |     0.033 |
|     RAM__reg_640_767_11_11  |     0.031 |
|     RAM__reg_640_767_12_12  |     0.033 |
|     RAM__reg_640_767_13_13  |     0.032 |
|     RAM__reg_640_767_14_14  |     0.031 |
|     RAM__reg_640_767_15_15  |     0.032 |
|     RAM__reg_640_767_16_16  |     0.034 |
|     RAM__reg_640_767_17_17  |     0.031 |
|     RAM__reg_640_767_18_18  |     0.030 |
|     RAM__reg_640_767_19_19  |     0.028 |
|     RAM__reg_640_767_1_1    |     0.029 |
|     RAM__reg_640_767_20_20  |     0.032 |
|     RAM__reg_640_767_21_21  |     0.030 |
|     RAM__reg_640_767_22_22  |     0.028 |
|     RAM__reg_640_767_23_23  |     0.029 |
|     RAM__reg_640_767_24_24  |     0.030 |
|     RAM__reg_640_767_25_25  |     0.030 |
|     RAM__reg_640_767_26_26  |     0.029 |
|     RAM__reg_640_767_27_27  |     0.029 |
|     RAM__reg_640_767_28_28  |     0.029 |
|     RAM__reg_640_767_29_29  |     0.033 |
|     RAM__reg_640_767_2_2    |     0.022 |
|     RAM__reg_640_767_30_30  |     0.031 |
|     RAM__reg_640_767_31_31  |     0.036 |
|     RAM__reg_640_767_3_3    |     0.031 |
|     RAM__reg_640_767_4_4    |     0.027 |
|     RAM__reg_640_767_5_5    |     0.030 |
|     RAM__reg_640_767_6_6    |     0.026 |
|     RAM__reg_640_767_7_7    |     0.026 |
|     RAM__reg_640_767_8_8    |     0.030 |
|     RAM__reg_640_767_9_9    |     0.029 |
|     RAM__reg_768_895_0_0    |     0.031 |
|     RAM__reg_768_895_10_10  |     0.032 |
|     RAM__reg_768_895_11_11  |     0.029 |
|     RAM__reg_768_895_12_12  |     0.033 |
|     RAM__reg_768_895_13_13  |     0.033 |
|     RAM__reg_768_895_14_14  |     0.030 |
|     RAM__reg_768_895_15_15  |     0.028 |
|     RAM__reg_768_895_16_16  |     0.033 |
|     RAM__reg_768_895_17_17  |     0.029 |
|     RAM__reg_768_895_18_18  |     0.032 |
|     RAM__reg_768_895_19_19  |     0.031 |
|     RAM__reg_768_895_1_1    |     0.030 |
|     RAM__reg_768_895_20_20  |     0.031 |
|     RAM__reg_768_895_21_21  |     0.029 |
|     RAM__reg_768_895_22_22  |     0.030 |
|     RAM__reg_768_895_23_23  |     0.030 |
|     RAM__reg_768_895_24_24  |     0.029 |
|     RAM__reg_768_895_25_25  |     0.033 |
|     RAM__reg_768_895_26_26  |     0.028 |
|     RAM__reg_768_895_27_27  |     0.029 |
|     RAM__reg_768_895_28_28  |     0.029 |
|     RAM__reg_768_895_29_29  |     0.030 |
|     RAM__reg_768_895_2_2    |     0.024 |
|     RAM__reg_768_895_30_30  |     0.031 |
|     RAM__reg_768_895_31_31  |     0.034 |
|     RAM__reg_768_895_3_3    |     0.035 |
|     RAM__reg_768_895_4_4    |     0.024 |
|     RAM__reg_768_895_5_5    |     0.031 |
|     RAM__reg_768_895_6_6    |     0.023 |
|     RAM__reg_768_895_7_7    |     0.025 |
|     RAM__reg_768_895_8_8    |     0.031 |
|     RAM__reg_768_895_9_9    |     0.031 |
|     RAM__reg_896_1023_0_0   |     0.031 |
|     RAM__reg_896_1023_10_10 |     0.034 |
|     RAM__reg_896_1023_11_11 |     0.032 |
|     RAM__reg_896_1023_12_12 |     0.033 |
|     RAM__reg_896_1023_13_13 |     0.032 |
|     RAM__reg_896_1023_14_14 |     0.029 |
|     RAM__reg_896_1023_15_15 |     0.031 |
|     RAM__reg_896_1023_16_16 |     0.032 |
|     RAM__reg_896_1023_17_17 |     0.030 |
|     RAM__reg_896_1023_18_18 |     0.029 |
|     RAM__reg_896_1023_19_19 |     0.029 |
|     RAM__reg_896_1023_1_1   |     0.029 |
|     RAM__reg_896_1023_20_20 |     0.030 |
|     RAM__reg_896_1023_21_21 |     0.031 |
|     RAM__reg_896_1023_22_22 |     0.031 |
|     RAM__reg_896_1023_23_23 |     0.031 |
|     RAM__reg_896_1023_24_24 |     0.028 |
|     RAM__reg_896_1023_25_25 |     0.032 |
|     RAM__reg_896_1023_26_26 |     0.030 |
|     RAM__reg_896_1023_27_27 |     0.031 |
|     RAM__reg_896_1023_28_28 |     0.031 |
|     RAM__reg_896_1023_29_29 |     0.033 |
|     RAM__reg_896_1023_2_2   |     0.023 |
|     RAM__reg_896_1023_30_30 |     0.031 |
|     RAM__reg_896_1023_31_31 |     0.035 |
|     RAM__reg_896_1023_3_3   |     0.030 |
|     RAM__reg_896_1023_4_4   |     0.025 |
|     RAM__reg_896_1023_5_5   |     0.032 |
|     RAM__reg_896_1023_6_6   |     0.026 |
|     RAM__reg_896_1023_7_7   |     0.027 |
|     RAM__reg_896_1023_8_8   |     0.031 |
|     RAM__reg_896_1023_9_9   |     0.031 |
|   u_clkctr                  |     0.185 |
|   u_hazard                  |     0.103 |
|     r_branch                |     0.040 |
|     r_loaduse               |     0.063 |
|   u_rega0                   |    <0.001 |
|   u_regfile                 |     1.716 |
|   u_seg                     |     0.728 |
+-----------------------------+-----------+


