
---------- Begin Simulation Statistics ----------
final_tick                                51750530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717216                       # Number of bytes of host memory used
host_op_rate                                   124194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1336.77                       # Real time elapsed on the host
host_tick_rate                               38713014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051751                       # Number of seconds simulated
sim_ticks                                 51750530000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33112032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73407465                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.035011                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.035011                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47718103                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29447305                       # number of floating regfile writes
system.cpu.idleCycles                          194146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               162948                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5751755                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.879622                       # Inst execution rate
system.cpu.iew.exec_refs                     54937481                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16787022                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18898618                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38368945                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                274                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8818                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18226726                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197599033                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38150459                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            407101                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194542883                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  95672                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3679042                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 401151                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3757596                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            582                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        87367                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          75581                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 258198785                       # num instructions consuming a value
system.cpu.iew.wb_count                     190727890                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568097                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146681991                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.842763                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194174769                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321086395                       # number of integer regfile reads
system.cpu.int_regfile_writes               144555536                       # number of integer regfile writes
system.cpu.ipc                               0.966174                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.966174                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4238547      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111470843     57.18%     59.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6327569      3.25%     62.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106374      0.05%     62.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1449103      0.74%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3020      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863495      1.47%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7578      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869721      1.47%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2449      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781122      2.45%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386456      1.22%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              16      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347074      1.72%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26629730     13.66%     85.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10742050      5.51%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11602161      5.95%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6122333      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194949987                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39238335                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76597988                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36766418                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50954028                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3725183                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019108                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  582830     15.65%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    103      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    23      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   47      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 453961     12.19%     27.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                789615     21.20%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1621680     43.53%     92.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           276875      7.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155198288                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420394449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    153961472                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         178225058                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197494751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194949987                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              104282                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31579498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             60368                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          98893                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12108823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103306915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.887095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.141010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44487024     43.06%     43.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9974002      9.65%     52.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13325588     12.90%     65.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11175382     10.82%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10414399     10.08%     86.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6056278      5.86%     92.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3805255      3.68%     96.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2523749      2.44%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1545238      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103306915                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.883555                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2304701                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2073706                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38368945                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18226726                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70223546                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103501061                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1259                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6640003                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4684718                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            122324                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3442247                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3423744                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.462473                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  699088                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          639837                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             566412                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            73425                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1610                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25787081                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            121105                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99652996                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.665976                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.564419                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50206259     50.38%     50.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        20124018     20.19%     70.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8445052      8.47%     79.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3097262      3.11%     82.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3037723      3.05%     85.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1858795      1.87%     87.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1270763      1.28%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2260890      2.27%     90.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9352234      9.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99652996                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9352234                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42687600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42687600                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44069769                       # number of overall hits
system.cpu.dcache.overall_hits::total        44069769                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       499053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         499053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652593                       # number of overall misses
system.cpu.dcache.overall_misses::total        652593                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33180560941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33180560941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33180560941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33180560941                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43186653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43186653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44722362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44722362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014592                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66487.048352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66487.048352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50844.187635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50844.187635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       354152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.573364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172612                       # number of writebacks
system.cpu.dcache.writebacks::total            172612                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       132670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24258731941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24258731941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28503481941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28503481941                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009466                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009466                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66211.401569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66211.401569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67331.589873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67331.589873                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422818                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34332157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34332157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       331212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        331212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20854846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20854846000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34663369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34663369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62965.248844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62965.248844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12101172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12101172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60947.424088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60947.424088                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12325714941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12325714941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73436.853576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73436.853576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12157559941                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12157559941                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72438.867087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72438.867087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1382169                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1382169                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       153540                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       153540                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1535709                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1535709                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.099980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.099980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56947                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56947                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4244750000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4244750000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037082                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037082                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74538.606072                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74538.606072                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.690291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44493099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.102636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.690291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89868054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89868054                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7982497                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68903897                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11270716                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14748654                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 401151                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3097782                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2144                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201218462                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 10083                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38124523                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16787120                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5684                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        183614                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13255911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119706772                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6640003                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4689244                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89640017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  806424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  917                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6761                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12902862                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 54777                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          103306915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.059824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.218743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 68149190     65.97%     65.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2001979      1.94%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3679434      3.56%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2614283      2.53%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1967324      1.90%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2049598      1.98%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1436890      1.39%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2413991      2.34%     81.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18994226     18.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            103306915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064154                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.156575                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12898018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12898018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12898018                       # number of overall hits
system.cpu.icache.overall_hits::total        12898018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4844                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4844                       # number of overall misses
system.cpu.icache.overall_misses::total          4844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    280763498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280763498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    280763498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280763498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12902862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12902862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12902862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12902862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57961.085467                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57961.085467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57961.085467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57961.085467                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          774                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.736842                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3402                       # number of writebacks
system.cpu.icache.writebacks::total              3402                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          930                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          930                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          930                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          930                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228703499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228703499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228703499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228703499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58432.166326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58432.166326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58432.166326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58432.166326                       # average overall mshr miss latency
system.cpu.icache.replacements                   3402                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12898018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12898018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4844                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    280763498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280763498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12902862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12902862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57961.085467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57961.085467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          930                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          930                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228703499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228703499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58432.166326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58432.166326                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.500732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12901932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3296.354624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.500732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25809638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25809638                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12903906                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1311                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1915141                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7627999                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  473                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 582                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9703522                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9422                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51750530000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 401151                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12763123                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                26062339                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3050                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21010109                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43067143                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              198891357                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25165                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22204925                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1544111                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16217814                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              27                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251228652                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   485106006                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                328987478                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  49079825                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26112638                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66629203                       # count of insts added to the skid buffer
system.cpu.rob.reads                        278473083                       # The number of ROB reads
system.cpu.rob.writes                       387267534                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38448                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 979                       # number of overall hits
system.l2.overall_hits::.cpu.data               38448                       # number of overall hits
system.l2.overall_hits::total                   39427                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384882                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387815                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2933                       # number of overall misses
system.l2.overall_misses::.cpu.data            384882                       # number of overall misses
system.l2.overall_misses::total                387815                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    212258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27442200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27654458500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    212258500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27442200000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27654458500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427242                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427242                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.749744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.909177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907717                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.749744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.909177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907717                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72369.076031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71300.294636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71308.377706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72369.076031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71300.294636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71308.377706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165749                       # number of writebacks
system.l2.writebacks::total                    165749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    182303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23507495500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23689798500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    182303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23507495500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23689798500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.749744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.749744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907717                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62155.813161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61077.149620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61085.307428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62155.813161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61077.149620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61085.307428                       # average overall mshr miss latency
system.l2.replacements                         380327                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3398                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3398                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3398                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3398                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2170                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165663                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11865476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11865476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71624.176793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71624.176793                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10171511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10171511000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61398.809632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61398.809632                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    212258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    212258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.749744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72369.076031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72369.076031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    182303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    182303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.749744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.749744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62155.813161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62155.813161                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15576724000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15576724000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.858010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71055.538069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71055.538069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13335984500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13335984500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.858010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60834.072320                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60834.072320                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.523222                       # Cycle average of tags in use
system.l2.tags.total_refs                      853416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.196588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.211811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.938604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8034.372807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992129                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2895                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7216135                       # Number of tag accesses
system.l2.tags.data_accesses                  7216135                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003964775500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156024                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387815                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.008556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.514710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    240.346041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9899     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           18      0.18%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           12      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.683209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6664     67.08%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              142      1.43%     68.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2808     28.27%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              263      2.65%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               46      0.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24820160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10607936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    479.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51750441000                       # Total gap between requests
system.mem_ctrls.avgGap                      93485.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       187712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24631872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3627247.875529004261                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 475973328.195865809917                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 204959910.555505424738                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2933                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384882                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85510250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10806357750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1214299998750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29154.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28077.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7326137.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       187712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24632448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24820160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       187712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       187712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2933                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384882                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387815                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3627248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    475984459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        479611706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3627248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3627248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    204982171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       204982171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    204982171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3627248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    475984459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       684593878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387806                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165731                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24379                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3620505500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10891868000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9335.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28085.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326147                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             138853                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.137351                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   249.821429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.844869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23478     26.52%     26.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17173     19.40%     45.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9066     10.24%     56.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8930     10.09%     66.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5522      6.24%     72.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3874      4.38%     76.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4776      5.39%     82.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3689      4.17%     86.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12024     13.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24819584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              479.600576                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              204.959911                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       314259960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       167021745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391043360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429752160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4084897440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19319461440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3603183360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29309619465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.363658                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9126950500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1727960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40895619500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       317894220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168957195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377891480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435363660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4084897440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19097129520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3790410240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29272543755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.647226                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9607205500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1727960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40415364500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222152                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165749                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213355                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165663                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154734                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154734                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154734                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35428096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35428096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35428096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387815                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357478750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484768750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3402                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11228                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       468096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38140288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38608384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380329                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039641                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806300     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1271      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807571                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51750530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602746000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5873495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         634995499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
