# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CZT.srcs/sources_1/bd/BD_wo_axi/ipshared/ec67/hdl" --include "../../../../CZT.srcs/sources_1/bd/BD_wo_axi/ipshared/8c62/hdl" --include "F:/FPGA/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../CZT.ip_user_files/bd/BD_wo_axi/ip/BD_wo_axi_processing_system7_0_0/sim/BD_wo_axi_processing_system7_0_0.v" \
"../../../../CZT.ip_user_files/bd/BD_wo_axi/ip/BD_wo_axi_axi_clock_converter_0_0/sim/BD_wo_axi_axi_clock_converter_0_0.v" \
"../../../../CZT.ip_user_files/bd/BD_wo_axi/ip/BD_wo_axi_fifo_generator_0_0/sim/BD_wo_axi_fifo_generator_0_0.v" \
"../../../../CZT.ip_user_files/bd/BD_wo_axi/ip/BD_wo_axi_xlconcat_0_0/sim/BD_wo_axi_xlconcat_0_0.v" \
"../../../../CZT.ip_user_files/bd/BD_wo_axi/ip/BD_wo_axi_xbar_0/sim/BD_wo_axi_xbar_0.v" \
"../../../../CZT.ip_user_files/bd/BD_wo_axi/ip/BD_wo_axi_auto_pc_0/sim/BD_wo_axi_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
