[{"bboxes": [[]], "text": "so it's got three levels of cache", "start": 0.0, "end": 2.759999990463257}, {"bboxes": [[505, 745, 1049, 794]], "text": "l1 data cache, which is 32 kilobytes in size", "start": 4.039999961853027, "end": 9.880000114440918}, {"bboxes": [[505, 591, 1049, 680]], "text": "an l2 cache, which is per core", "start": 10.760000228881836, "end": 15.9399995803833}, {"bboxes": [[505, 828, 1049, 917]], "text": "so four cores", "start": 16.520000457763672, "end": 17.440000534057617}, {"bboxes": [[505, 745, 1049, 794]], "text": "the data cache is private per core", "start": 18.639999389648438, "end": 20.639999389648438}, {"bboxes": [[505, 591, 1049, 680]], "text": "the l2 cache is private per core", "start": 20.860000610351562, "end": 23.399999618530273}, {"bboxes": [[504, 520, 1048, 556]], "text": "then there's a ring interconnect, which is as you might expect is a ring", "start": 23.940000534057617, "end": 28.780000686645508}, {"bboxes": [[504, 520, 1048, 680]], "text": "that connects all of the different l2 caches together", "start": 29.3799991607666, "end": 34.97999954223633}, {"bboxes": [[504, 395, 1048, 680]], "text": "and they connect to a shared l3 cache, which is eight megabytes in size", "start": 35.18000030517578, "end": 42.439998626708984}]