module adder (A, B, sum);
input [3:0]  a, b, c, d;
output [3:0] sum;
wire [3:0] m, l;
assign m =  a | b;
assign l = a ^ b ^ c;
assign sum = (~((m | (a & b)) ^ c) | d) | l;

endmodule
