{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 11:19:21 2013 " "Info: Processing started: Thu Aug 01 11:19:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off blue_test -c blue_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off blue_test -c blue_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "key:KEY\|key_out_reg " "Info: Detected ripple clock \"key:KEY\|key_out_reg\" as buffer" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:KEY\|key_out_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state\[0\] register cnt1\[4\] 54.61 MHz 18.312 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.61 MHz between source register \"state\[0\]\" and destination register \"cnt1\[4\]\" (period= 18.312 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.874 ns + Longest register register " "Info: + Longest register to register delay is 5.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\] 1 REG LCFF_X31_Y16_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y16_N3; Fanout = 16; REG Node = 'state\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.646 ns) 1.440 ns div~1 2 COMB LCCOMB_X31_Y16_N20 1 " "Info: 2: + IC(0.794 ns) + CELL(0.646 ns) = 1.440 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 1; COMB Node = 'div~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { state[0] div~1 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.370 ns) 2.825 ns Equal1~0 3 COMB LCCOMB_X31_Y16_N28 1 " "Info: 3: + IC(1.015 ns) + CELL(0.370 ns) = 2.825 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { div~1 Equal1~0 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.624 ns) 3.846 ns Equal1~2 4 COMB LCCOMB_X31_Y16_N14 1 " "Info: 4: + IC(0.397 ns) + CELL(0.624 ns) = 3.846 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Equal1~0 Equal1~2 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 4.587 ns Equal1~8 5 COMB LCCOMB_X31_Y16_N22 14 " "Info: 5: + IC(0.371 ns) + CELL(0.370 ns) = 4.587 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 14; COMB Node = 'Equal1~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Equal1~2 Equal1~8 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.660 ns) 5.874 ns cnt1\[4\] 6 REG LCFF_X30_Y16_N11 3 " "Info: 6: + IC(0.627 ns) + CELL(0.660 ns) = 5.874 ns; Loc. = LCFF_X30_Y16_N11; Fanout = 3; REG Node = 'cnt1\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { Equal1~8 cnt1[4] } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.670 ns ( 45.45 % ) " "Info: Total cell delay = 2.670 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.204 ns ( 54.55 % ) " "Info: Total interconnect delay = 3.204 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { state[0] div~1 Equal1~0 Equal1~2 Equal1~8 cnt1[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.874 ns" { state[0] {} div~1 {} Equal1~0 {} Equal1~2 {} Equal1~8 {} cnt1[4] {} } { 0.000ns 0.794ns 1.015ns 0.397ns 0.371ns 0.627ns } { 0.000ns 0.646ns 0.370ns 0.624ns 0.370ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.018 ns - Smallest " "Info: - Smallest clock skew is -3.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.823 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 74 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 74; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.823 ns cnt1\[4\] 3 REG LCFF_X30_Y16_N11 3 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.823 ns; Loc. = LCFF_X30_Y16_N11; Fanout = 3; REG Node = 'cnt1\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl cnt1[4] } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.20 % ) " "Info: Total cell delay = 1.756 ns ( 62.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 37.80 % ) " "Info: Total interconnect delay = 1.067 ns ( 37.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl cnt1[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} cnt1[4] {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.841 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.970 ns) 3.008 ns key:KEY\|key_out_reg 2 REG LCFF_X1_Y6_N9 2 " "Info: 2: + IC(0.948 ns) + CELL(0.970 ns) = 3.008 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 2; REG Node = 'key:KEY\|key_out_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { clk key:KEY|key_out_reg } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.000 ns) 4.246 ns key:KEY\|key_out_reg~clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(1.238 ns) + CELL(0.000 ns) = 4.246 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'key:KEY\|key_out_reg~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 5.841 ns state\[0\] 4 REG LCFF_X31_Y16_N3 16 " "Info: 4: + IC(0.929 ns) + CELL(0.666 ns) = 5.841 ns; Loc. = LCFF_X31_Y16_N3; Fanout = 16; REG Node = 'state\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { key:KEY|key_out_reg~clkctrl state[0] } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 46.67 % ) " "Info: Total cell delay = 2.726 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.115 ns ( 53.33 % ) " "Info: Total interconnect delay = 3.115 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.948ns 1.238ns 0.929ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl cnt1[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} cnt1[4] {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.948ns 1.238ns 0.929ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 18 -1 0 } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 47 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { state[0] div~1 Equal1~0 Equal1~2 Equal1~8 cnt1[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.874 ns" { state[0] {} div~1 {} Equal1~0 {} Equal1~2 {} Equal1~8 {} cnt1[4] {} } { 0.000ns 0.794ns 1.015ns 0.397ns 0.371ns 0.627ns } { 0.000ns 0.646ns 0.370ns 0.624ns 0.370ns 0.660ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl cnt1[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} cnt1[4] {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.948ns 1.238ns 0.929ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:KEY\|count_high\[10\] add0 clk 4.422 ns register " "Info: tsu for register \"key:KEY\|count_high\[10\]\" (data pin = \"add0\", clock pin = \"clk\") is 4.422 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.247 ns + Longest pin register " "Info: + Longest pin to register delay is 7.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns add0 1 PIN PIN_28 46 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_28; Fanout = 46; PIN Node = 'add0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { add0 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.642 ns) + CELL(0.660 ns) 7.247 ns key:KEY\|count_high\[10\] 2 REG LCFF_X1_Y8_N31 3 " "Info: 2: + IC(5.642 ns) + CELL(0.660 ns) = 7.247 ns; Loc. = LCFF_X1_Y8_N31; Fanout = 3; REG Node = 'key:KEY\|count_high\[10\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.302 ns" { add0 key:KEY|count_high[10] } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.605 ns ( 22.15 % ) " "Info: Total cell delay = 1.605 ns ( 22.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.642 ns ( 77.85 % ) " "Info: Total interconnect delay = 5.642 ns ( 77.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { add0 key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { add0 {} add0~combout {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 5.642ns } { 0.000ns 0.945ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 92 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.785 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 74 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 74; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.785 ns key:KEY\|count_high\[10\] 3 REG LCFF_X1_Y8_N31 3 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.785 ns; Loc. = LCFF_X1_Y8_N31; Fanout = 3; REG Node = 'key:KEY\|count_high\[10\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk~clkctrl key:KEY|count_high[10] } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.05 % ) " "Info: Total cell delay = 1.756 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.95 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { add0 key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { add0 {} add0~combout {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 5.642ns } { 0.000ns 0.945ns 0.660ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk clk~clkctrl key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clk {} clk~combout {} clk~clkctrl {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out2 out2~reg0 9.077 ns register " "Info: tco from clock \"clk\" to destination pin \"out2\" through register \"out2~reg0\" is 9.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.823 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 74 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 74; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.823 ns out2~reg0 3 REG LCFF_X30_Y17_N25 2 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.823 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 2; REG Node = 'out2~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl out2~reg0 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.20 % ) " "Info: Total cell delay = 1.756 ns ( 62.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 37.80 % ) " "Info: Total interconnect delay = 1.067 ns ( 37.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl out2~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} out2~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 60 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.950 ns + Longest register pin " "Info: + Longest register to pin delay is 5.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out2~reg0 1 REG LCFF_X30_Y17_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 2; REG Node = 'out2~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { out2~reg0 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.714 ns) + CELL(3.236 ns) 5.950 ns out2 2 PIN PIN_64 0 " "Info: 2: + IC(2.714 ns) + CELL(3.236 ns) = 5.950 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'out2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { out2~reg0 out2 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 54.39 % ) " "Info: Total cell delay = 3.236 ns ( 54.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.714 ns ( 45.61 % ) " "Info: Total interconnect delay = 2.714 ns ( 45.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { out2~reg0 out2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { out2~reg0 {} out2 {} } { 0.000ns 2.714ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl out2~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} out2~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { out2~reg0 out2 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { out2~reg0 {} out2 {} } { 0.000ns 2.714ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "out2~reg0 arst clk -1.379 ns register " "Info: th for register \"out2~reg0\" (data pin = \"arst\", clock pin = \"clk\") is -1.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.823 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 74 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 74; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.823 ns out2~reg0 3 REG LCFF_X30_Y17_N25 2 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.823 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 2; REG Node = 'out2~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl out2~reg0 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.20 % ) " "Info: Total cell delay = 1.756 ns ( 62.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 37.80 % ) " "Info: Total interconnect delay = 1.067 ns ( 37.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl out2~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} out2~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 60 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.508 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns arst 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'arst'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { arst } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.659 ns) + CELL(0.651 ns) 4.400 ns out2~1 2 COMB LCCOMB_X30_Y17_N24 1 " "Info: 2: + IC(2.659 ns) + CELL(0.651 ns) = 4.400 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 1; COMB Node = 'out2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { arst out2~1 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.508 ns out2~reg0 3 REG LCFF_X30_Y17_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.508 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 2; REG Node = 'out2~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { out2~1 out2~reg0 } "NODE_NAME" } } { "blue_test.v" "" { Text "D:/WORKPLACE/VerilogPRJ/blue_test/blue_test.v" 60 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 41.02 % ) " "Info: Total cell delay = 1.849 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.659 ns ( 58.98 % ) " "Info: Total interconnect delay = 2.659 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { arst out2~1 out2~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { arst {} arst~combout {} out2~1 {} out2~reg0 {} } { 0.000ns 0.000ns 2.659ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl out2~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} out2~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { arst out2~1 out2~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.508 ns" { arst {} arst~combout {} out2~1 {} out2~reg0 {} } { 0.000ns 0.000ns 2.659ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 11:19:22 2013 " "Info: Processing ended: Thu Aug 01 11:19:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
