// Seed: 328676975
module module_0 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    output supply0 id_9
);
  assign id_7 = -1 == id_0 >= id_2 ? 1 : 1'b0;
  assign module_1.id_13 = 0;
  assign id_7 = id_5;
  wire id_11 = id_11;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wor id_16,
    input tri0 id_17,
    input wor id_18
);
  logic id_20;
  wire  id_21;
  ;
  assign id_10 = id_20;
  logic id_22 = id_9 == id_20;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_2,
      id_2,
      id_5,
      id_2,
      id_10,
      id_3,
      id_17,
      id_10
  );
  assign id_21 = id_12;
endmodule
