{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 100.5]
          }
        },
        {
          "Package_DIP:DIP-16_W7.62mm pad 9": {
            "abs_pos": [145.62, 72.28]
          }
        },
        {
          "Package_DIP:DIP-16_W7.62mm pad 13": {
            "abs_pos": [145.62, 62.12]
          }
        },
        {
          "Package_DIP:DIP-16_W7.62mm pad 8": {
            "abs_pos": [138.0, 72.28]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [139.5, 47.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [160, 66]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [165.5, 66.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [139.5, 75.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [132.0, 75.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [133, 66]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [147.0, 75.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [127.5, 66.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 1": {
            "abs_pos": [154.5, 75.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [157.5, 38.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [143.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "+5V",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 16": {
            "abs_pos": [145.62, 54.5]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [134.5, 47.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [141, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [137.88, 47],
            "end": [138, 46.88],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [134.5, 47],
            "end": [137.88, 47],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [138, 46.88],
            "end": [138, 45.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [138, 45.5],
            "end": [133, 40.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [133, 36.5],
            "end": [134.5, 35],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [133, 40.5],
            "end": [133, 36.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [134.5, 35],
            "end": [139.5, 35],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [141, 36.5],
            "end": [141, 38],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [139.5, 35],
            "end": [141, 36.5],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "Net-(Q1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [136.5, 53.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [130.04, 66.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [128.249999, 67.790001],
            "end": [127.5, 68.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [129, 63.5],
            "end": [129, 67.04],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [127.5, 62],
            "end": [129, 63.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [129, 67.04],
            "end": [128.249999, 67.790001],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(Q2-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [142, 53]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [135.54, 66.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [132.250001, 67.790001],
            "end": [133, 68.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [133, 62],
            "end": [131.5, 63.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 63.5],
            "end": [131.5, 67.04],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 67.04],
            "end": [132.250001, 67.790001],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(Q3-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [147.5, 59.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [134.54, 75.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [138.5, 71.54],
            "end": [138.5, 68],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [134.54, 75.5],
            "end": [138.5, 71.54],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(Q4-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [153, 59]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [142.04, 75.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [144, 73.54],
            "end": [144, 68],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [142.04, 75.5],
            "end": [144, 73.54],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "SRCLR",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 10": {
            "abs_pos": [145.62, 69.74]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [152.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [152.5, 46.14],
            "end": [153.24, 46.88],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 38],
            "end": [152.5, 46.14],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "SER_IN",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 14": {
            "abs_pos": [145.62, 59.58]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [136, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [143.08, 45.08],
            "end": [136, 38],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [143.08, 46.88],
            "end": [143.08, 45.08],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "RCLK",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 12": {
            "abs_pos": [145.62, 64.66]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [138.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [138.5, 38],
            "end": [138.5, 39.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [138.5, 39.5],
            "end": [140, 41],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [142.28, 41],
            "end": [148.16, 46.88],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [140, 41],
            "end": [142.28, 41],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(Q5-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [158.5, 59.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [149.54, 75.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [149.54, 75.5],
            "end": [149.54, 68.04],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "Net-(Q6-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [164, 59]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [157.04, 75.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [155, 73.46],
            "end": [155, 68],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [157.04, 75.5],
            "end": [155, 73.46],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "Net-(Q7-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [162.54, 66.0]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [169.5, 53.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [161.5, 67.04],
            "end": [160, 68.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [160.5, 62],
            "end": [161.5, 63],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [161.5, 63],
            "end": [161.5, 67.04],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "13": {
      "name": "Net-(Q8-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [175, 53]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 2": {
            "abs_pos": [168.04, 66.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [164, 67.04],
            "end": [165.5, 68.54],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [166, 62],
            "end": [164, 64],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [164, 64],
            "end": [164, 67.04],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "14": {
      "name": "SRCLK",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 11": {
            "abs_pos": [145.62, 67.2]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [150, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [150, 46.18],
            "end": [150.7, 46.88],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [150, 38],
            "end": [150, 46.18],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "15": {
      "name": "Net-(J3-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [138.08, 66.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [134.0, 83.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [129, 75.08],
            "end": [129, 83],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [133, 71.08],
            "end": [129, 75.08],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "16": {
      "name": "+12V",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [164.5, 91.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 91.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [164.5, 83.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 83.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 83.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [131.5, 91.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [131.5, 83.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 91.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [153.5, 97.5],
            "end": [155, 96],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [152, 96],
            "end": [153.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [155, 96],
            "end": [153.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 97.5],
            "end": [152, 96],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 97.5],
            "end": [141, 96],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 97.5],
            "end": [144, 96],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [144, 96],
            "end": [142.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 100.5],
            "end": [142.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 91],
            "end": [153.5, 92],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 91],
            "end": [131.5, 83],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 91],
            "end": [142.5, 83],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 91],
            "end": [153.5, 83],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [164.5, 89.9],
            "end": [164.5, 83],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [164.5, 91],
            "end": [164.5, 89.9],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 96],
            "end": [153.5, 91],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 100.5],
            "end": [153.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [141, 96],
            "end": [142.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 94.5],
            "end": [142.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 91],
            "end": [142.5, 94.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [164.5, 94.5],
            "end": [164.5, 91],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [163, 96],
            "end": [164.5, 94.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [141, 96],
            "end": [163, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 94.5],
            "end": [131.5, 91],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [133, 96],
            "end": [131.5, 94.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [141, 96],
            "end": [133, 96],
            "width": 1.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "17": {
      "name": "Net-(J4-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [144.58, 75.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 83.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [140, 80.08],
            "end": [140, 83],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [144.58, 75.5],
            "end": [140, 80.08],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "18": {
      "name": "Net-(J5-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 83.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [159.58, 75.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [151, 82],
            "end": [151, 83],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [155.5, 77.5],
            "end": [151, 82],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [159.58, 75.5],
            "end": [157.58, 77.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [157.58, 77.5],
            "end": [155.5, 77.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "19": {
      "name": "Net-(J6-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [170.58, 66.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [167.0, 83.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [162, 81.5],
            "end": [162, 83],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [163, 80.5],
            "end": [162, 81.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [163, 74.08],
            "end": [163, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [166, 71.08],
            "end": [163, 74.08],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "20": {
      "name": "Net-(J7-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [132.58, 66.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [134.0, 91.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [128, 90],
            "end": [129, 91],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [127, 89],
            "end": [128, 90],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [127.5, 71.08],
            "end": [127, 71.58],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [127, 71.58],
            "end": [127, 89],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "21": {
      "name": "Net-(J8-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [137.08, 75.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 91.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [137.5, 88.5],
            "end": [140, 91],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [137.08, 75.5],
            "end": [137.08, 88.08],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [137.08, 88.08],
            "end": [137.5, 88.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "22": {
      "name": "Net-(J9-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 91.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [152.08, 75.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [149, 89],
            "end": [151, 91],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [149, 78.5],
            "end": [149, 89],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [152.08, 75.5],
            "end": [152, 75.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [152, 75.5],
            "end": [149, 78.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "23": {
      "name": "Net-(J10-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-92_Inline_Wide pad 3": {
            "abs_pos": [165.08, 66.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [167.0, 91.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [160, 84.5],
            "end": [160, 89],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [160, 81.5],
            "end": [160.011509, 81.511509],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [160.011509, 81.511509],
            "end": [160.011509, 84.488491],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [161.5, 80],
            "end": [160, 81.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [160.011509, 84.488491],
            "end": [160, 84.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [161.5, 73.14066],
            "end": [161.5, 80],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [160, 89],
            "end": [162, 91],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [160.5, 72.14066],
            "end": [161.5, 73.14066],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [160.5, 71.08],
            "end": [160.5, 72.14066],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "24": {
      "name": "OUT_0",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 15": {
            "abs_pos": [145.62, 57.04]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [127.5, 53.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [128.499999, 52.000001],
            "end": [127.5, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [129.5, 51],
            "end": [128.499999, 52.000001],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [140.54, 46.88],
            "end": [136.42, 51],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [136.42, 51],
            "end": [129.5, 51],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "25": {
      "name": "OUT_1",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 1": {
            "abs_pos": [138.0, 54.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [133, 53]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [134.5, 54.5],
            "end": [133, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [138, 54.5],
            "end": [134.5, 54.5],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "26": {
      "name": "OUT_2",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 2": {
            "abs_pos": [138.0, 57.04]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [138.5, 59.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [140.54, 56.96],
            "end": [138.5, 59],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [140.54, 54.5],
            "end": [140.54, 56.96],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "27": {
      "name": "OUT_3",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 3": {
            "abs_pos": [138.0, 59.58]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [144, 59]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [143.08, 58.08],
            "end": [144, 59],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [143.08, 54.5],
            "end": [143.08, 58.08],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "28": {
      "name": "OUT_7",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 6": {
            "abs_pos": [138.0, 67.2]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [166, 53]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [154.2, 51],
            "end": [164, 51],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [150.7, 54.5],
            "end": [154.2, 51],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [164, 51],
            "end": [165.000001, 52.000001],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [165.000001, 52.000001],
            "end": [166, 53],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "29": {
      "name": "OUT_6",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 7": {
            "abs_pos": [138.0, 69.74]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [160.5, 53.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [153.24, 54.5],
            "end": [154.74, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [154.74, 53],
            "end": [159.085787, 53],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [159.085787, 53],
            "end": [160.5, 53],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "30": {
      "name": "OUT_5",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 5": {
            "abs_pos": [138.0, 64.66]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [155, 59]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [152.66, 59],
            "end": [155, 59],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [148.16, 54.5],
            "end": [152.66, 59],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "31": {
      "name": "OUT_4",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-16_W7.62mm pad 4": {
            "abs_pos": [138.0, 62.12]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [149.5, 59.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [149.5, 58.38],
            "end": [149.5, 59],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [145.62, 54.5],
            "end": [149.5, 58.38],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "32": {
      "name": "Net-(J2-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [155, 38]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [166, 37, 270]": "pad 1 np_thru_hole circle at [0, 0] has error 1115: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [166, 101, 180]": "pad 1 np_thru_hole circle at [0, 0] has error 1134: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 101, 90]": "pad 1 np_thru_hole circle at [0, 0] has error 1153: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 37, 90]": "pad 1 np_thru_hole circle at [0, 0] has error 1172: key \"net\" not found"
    }
  ]
}