{
  "module_name": "oss_2_0_d.h",
  "hash_id": "e283b0e61f180e548c31858c92701e983bd6f5b524e02624b7cf38081f9a4460",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_0_d.h",
  "human_readable_source": " \n\n#ifndef OSS_2_0_D_H\n#define OSS_2_0_D_H\n\n#define mmIH_VMID_0_LUT                                                         0xf50\n#define mmIH_VMID_1_LUT                                                         0xf51\n#define mmIH_VMID_2_LUT                                                         0xf52\n#define mmIH_VMID_3_LUT                                                         0xf53\n#define mmIH_VMID_4_LUT                                                         0xf54\n#define mmIH_VMID_5_LUT                                                         0xf55\n#define mmIH_VMID_6_LUT                                                         0xf56\n#define mmIH_VMID_7_LUT                                                         0xf57\n#define mmIH_VMID_8_LUT                                                         0xf58\n#define mmIH_VMID_9_LUT                                                         0xf59\n#define mmIH_VMID_10_LUT                                                        0xf5a\n#define mmIH_VMID_11_LUT                                                        0xf5b\n#define mmIH_VMID_12_LUT                                                        0xf5c\n#define mmIH_VMID_13_LUT                                                        0xf5d\n#define mmIH_VMID_14_LUT                                                        0xf5e\n#define mmIH_VMID_15_LUT                                                        0xf5f\n#define mmIH_RB_CNTL                                                            0xf80\n#define mmIH_RB_BASE                                                            0xf81\n#define mmIH_RB_RPTR                                                            0xf82\n#define mmIH_RB_WPTR                                                            0xf83\n#define mmIH_RB_WPTR_ADDR_HI                                                    0xf84\n#define mmIH_RB_WPTR_ADDR_LO                                                    0xf85\n#define mmIH_CNTL                                                               0xf86\n#define mmIH_LEVEL_STATUS                                                       0xf87\n#define mmIH_STATUS                                                             0xf88\n#define mmIH_PERFMON_CNTL                                                       0xf89\n#define mmIH_PERFCOUNTER0_RESULT                                                0xf8a\n#define mmIH_PERFCOUNTER1_RESULT                                                0xf8b\n#define mmIH_ADVFAULT_CNTL                                                      0xf8c\n#define mmSEM_MCIF_CONFIG                                                       0xf90\n#define mmSDMA_CONFIG                                                           0xf91\n#define mmSDMA1_CONFIG                                                          0xf92\n#define mmUVD_CONFIG                                                            0xf93\n#define mmVCE_CONFIG                                                            0xf94\n#define mmACP_CONFIG                                                            0xf95\n#define mmCPG_CONFIG                                                            0xf96\n#define mmCPC1_CONFIG                                                           0xf97\n#define mmCPC2_CONFIG                                                           0xf98\n#define mmSEM_STATUS                                                            0xf99\n#define mmSEM_EDC_CONFIG                                                        0xf9a\n#define mmSEM_MAILBOX_CLIENTCONFIG                                              0xf9b\n#define mmSEM_MAILBOX                                                           0xf9c\n#define mmSEM_MAILBOX_CONTROL                                                   0xf9d\n#define mmSEM_CHICKEN_BITS                                                      0xf9e\n#define mmSRBM_CNTL                                                             0x390\n#define mmSRBM_GFX_CNTL                                                         0x391\n#define mmSRBM_STATUS2                                                          0x393\n#define mmSRBM_STATUS                                                           0x394\n#define mmSRBM_CAM_INDEX                                                        0x396\n#define mmSRBM_CAM_DATA                                                         0x397\n#define mmSRBM_SOFT_RESET                                                       0x398\n#define mmSRBM_DEBUG_CNTL                                                       0x399\n#define mmSRBM_DEBUG_DATA                                                       0x39a\n#define mmSRBM_CHIP_REVISION                                                    0x39b\n#define mmCC_SYS_RB_REDUNDANCY                                                  0x39f\n#define mmCC_SYS_RB_BACKEND_DISABLE                                             0x3a0\n#define mmGC_USER_SYS_RB_BACKEND_DISABLE                                        0x3a1\n#define mmSRBM_MC_CLKEN_CNTL                                                    0x3b3\n#define mmSRBM_SYS_CLKEN_CNTL                                                   0x3b4\n#define mmSRBM_VCE_CLKEN_CNTL                                                   0x3b5\n#define mmSRBM_UVD_CLKEN_CNTL                                                   0x3b6\n#define mmSRBM_SDMA_CLKEN_CNTL                                                  0x3b7\n#define mmSRBM_SAM_CLKEN_CNTL                                                   0x3b8\n#define mmSRBM_DEBUG                                                            0x3a4\n#define mmSRBM_DEBUG_SNAPSHOT                                                   0x3a5\n#define mmSRBM_READ_ERROR                                                       0x3a6\n#define mmSRBM_INT_CNTL                                                         0x3a8\n#define mmSRBM_INT_STATUS                                                       0x3a9\n#define mmSRBM_INT_ACK                                                          0x3aa\n#define mmSRBM_PERFMON_CNTL                                                     0x700\n#define mmSRBM_PERFCOUNTER0_SELECT                                              0x701\n#define mmSRBM_PERFCOUNTER1_SELECT                                              0x702\n#define mmSRBM_PERFCOUNTER0_LO                                                  0x703\n#define mmSRBM_PERFCOUNTER0_HI                                                  0x704\n#define mmSRBM_PERFCOUNTER1_LO                                                  0x705\n#define mmSRBM_PERFCOUNTER1_HI                                                  0x706\n#define mmCC_DRM_ID_STRAPS                                                      0x1559\n#define mmCGTT_DRM_CLK_CTRL0                                                    0x1579\n#define ixDH_TEST                                                               0x0\n#define ixKHFS0                                                                 0x4\n#define ixKHFS1                                                                 0x8\n#define ixKHFS2                                                                 0xc\n#define ixKHFS3                                                                 0x10\n#define ixKSESSION0                                                             0x14\n#define ixKSESSION1                                                             0x18\n#define ixKSESSION2                                                             0x1c\n#define ixKSESSION3                                                             0x20\n#define ixKSIG0                                                                 0x24\n#define ixKSIG1                                                                 0x28\n#define ixKSIG2                                                                 0x2c\n#define ixKSIG3                                                                 0x30\n#define ixEXP0                                                                  0x34\n#define ixEXP1                                                                  0x38\n#define ixEXP2                                                                  0x3c\n#define ixEXP3                                                                  0x40\n#define ixEXP4                                                                  0x44\n#define ixEXP5                                                                  0x48\n#define ixEXP6                                                                  0x4c\n#define ixEXP7                                                                  0x50\n#define ixLX0                                                                   0x54\n#define ixLX1                                                                   0x58\n#define ixLX2                                                                   0x5c\n#define ixLX3                                                                   0x60\n#define ixCLIENT2_K0                                                            0x1b4\n#define ixCLIENT2_K1                                                            0x1b8\n#define ixCLIENT2_K2                                                            0x1bc\n#define ixCLIENT2_K3                                                            0x1c0\n#define ixCLIENT2_CK0                                                           0x1c4\n#define ixCLIENT2_CK1                                                           0x1c8\n#define ixCLIENT2_CK2                                                           0x1cc\n#define ixCLIENT2_CK3                                                           0x1d0\n#define ixCLIENT2_CD0                                                           0x1d4\n#define ixCLIENT2_CD1                                                           0x1d8\n#define ixCLIENT2_CD2                                                           0x1dc\n#define ixCLIENT2_CD3                                                           0x1e0\n#define ixCLIENT2_BM                                                            0x1e4\n#define ixCLIENT2_OFFSET                                                        0x1e8\n#define ixCLIENT2_STATUS                                                        0x1ec\n#define ixCLIENT0_K0                                                            0x1f0\n#define ixCLIENT0_K1                                                            0x1f4\n#define ixCLIENT0_K2                                                            0x1f8\n#define ixCLIENT0_K3                                                            0x1fc\n#define ixCLIENT0_CK0                                                           0x200\n#define ixCLIENT0_CK1                                                           0x204\n#define ixCLIENT0_CK2                                                           0x208\n#define ixCLIENT0_CK3                                                           0x20c\n#define ixCLIENT0_CD0                                                           0x210\n#define ixCLIENT0_CD1                                                           0x214\n#define ixCLIENT0_CD2                                                           0x218\n#define ixCLIENT0_CD3                                                           0x21c\n#define ixCLIENT0_BM                                                            0x220\n#define ixCLIENT0_OFFSET                                                        0x224\n#define ixCLIENT0_STATUS                                                        0x228\n#define ixCLIENT1_K0                                                            0x22c\n#define ixCLIENT1_K1                                                            0x230\n#define ixCLIENT1_K2                                                            0x234\n#define ixCLIENT1_K3                                                            0x238\n#define ixCLIENT1_CK0                                                           0x23c\n#define ixCLIENT1_CK1                                                           0x240\n#define ixCLIENT1_CK2                                                           0x244\n#define ixCLIENT1_CK3                                                           0x248\n#define ixCLIENT1_CD0                                                           0x24c\n#define ixCLIENT1_CD1                                                           0x250\n#define ixCLIENT1_CD2                                                           0x254\n#define ixCLIENT1_CD3                                                           0x258\n#define ixCLIENT1_BM                                                            0x25c\n#define ixCLIENT1_OFFSET                                                        0x260\n#define ixCLIENT1_PORT_STATUS                                                   0x264\n#define ixKEFUSE0                                                               0x268\n#define ixKEFUSE1                                                               0x26c\n#define ixKEFUSE2                                                               0x270\n#define ixKEFUSE3                                                               0x274\n#define ixHFS_SEED0                                                             0x278\n#define ixHFS_SEED1                                                             0x27c\n#define ixHFS_SEED2                                                             0x280\n#define ixHFS_SEED3                                                             0x284\n#define ixRINGOSC_MASK                                                          0x288\n#define ixCLIENT0_OFFSET_HI                                                     0x290\n#define ixCLIENT1_OFFSET_HI                                                     0x294\n#define ixCLIENT2_OFFSET_HI                                                     0x298\n#define ixSPU_PORT_STATUS                                                       0x29c\n#define ixCLIENT3_OFFSET_HI                                                     0x2a0\n#define ixCLIENT3_K0                                                            0x2a4\n#define ixCLIENT3_K1                                                            0x2a8\n#define ixCLIENT3_K2                                                            0x2ac\n#define ixCLIENT3_K3                                                            0x2b0\n#define ixCLIENT3_CK0                                                           0x2b4\n#define ixCLIENT3_CK1                                                           0x2b8\n#define ixCLIENT3_CK2                                                           0x2bc\n#define ixCLIENT3_CK3                                                           0x2c0\n#define ixCLIENT3_CD0                                                           0x2c4\n#define ixCLIENT3_CD1                                                           0x2c8\n#define ixCLIENT3_CD2                                                           0x2cc\n#define ixCLIENT3_CD3                                                           0x2d0\n#define ixCLIENT3_BM                                                            0x2d4\n#define ixCLIENT3_OFFSET                                                        0x2d8\n#define ixCLIENT3_STATUS                                                        0x2dc\n#define mmDC_TEST_DEBUG_INDEX                                                   0x157c\n#define mmDC_TEST_DEBUG_DATA                                                    0x157d\n#define mmXDMA_SLV_CNTL                                                         0x460\n#define mmXDMA_SLV_MEM_CLIENT_CONFIG                                            0x461\n#define mmXDMA_SLV_SLS_PITCH                                                    0x462\n#define mmXDMA_SLV_READ_URGENT_CNTL                                             0x463\n#define mmXDMA_SLV_WRITE_URGENT_CNTL                                            0x464\n#define mmXDMA_SLV_WB_RATE_CNTL                                                 0x465\n#define mmXDMA_SLV_READ_LATENCY_MINMAX                                          0x466\n#define mmXDMA_SLV_READ_LATENCY_AVE                                             0x467\n#define mmXDMA_SLV_PCIE_NACK_STATUS                                             0x468\n#define mmXDMA_SLV_MEM_NACK_STATUS                                              0x469\n#define mmXDMA_SLV_RDRET_BUF_STATUS                                             0x46a\n#define mmXDMA_SLV_READ_LATENCY_TIMER                                           0x46b\n#define mmXDMA_SLV_FLIP_PENDING                                                 0x46c\n#define mmSDMA0_UCODE_ADDR                                                      0x3400\n#define mmSDMA0_UCODE_DATA                                                      0x3401\n#define mmSDMA0_POWER_CNTL                                                      0x3402\n#define mmSDMA0_CLK_CTRL                                                        0x3403\n#define mmSDMA0_CNTL                                                            0x3404\n#define mmSDMA0_CHICKEN_BITS                                                    0x3405\n#define mmSDMA0_TILING_CONFIG                                                   0x3406\n#define mmSDMA0_HASH                                                            0x3407\n#define mmSDMA0_SEM_INCOMPLETE_TIMER_CNTL                                       0x3408\n#define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL                                        0x3409\n#define mmSDMA0_RB_RPTR_FETCH                                                   0x340a\n#define mmSDMA0_IB_OFFSET_FETCH                                                 0x340b\n#define mmSDMA0_PROGRAM                                                         0x340c\n#define mmSDMA0_STATUS_REG                                                      0x340d\n#define mmSDMA0_STATUS1_REG                                                     0x340e\n#define mmSDMA0_PERFMON_CNTL                                                    0x340f\n#define mmSDMA0_PERFCOUNTER0_RESULT                                             0x3410\n#define mmSDMA0_PERFCOUNTER1_RESULT                                             0x3411\n#define mmSDMA0_F32_CNTL                                                        0x3412\n#define mmSDMA0_FREEZE                                                          0x3413\n#define mmSDMA0_PHASE0_QUANTUM                                                  0x3414\n#define mmSDMA0_PHASE1_QUANTUM                                                  0x3415\n#define mmSDMA_POWER_GATING                                                     0x3416\n#define mmSDMA_PGFSM_CONFIG                                                     0x3417\n#define mmSDMA_PGFSM_WRITE                                                      0x3418\n#define mmSDMA_PGFSM_READ                                                       0x3419\n#define mmSDMA0_EDC_CONFIG                                                      0x341a\n#define mmSDMA0_GFX_RB_CNTL                                                     0x3480\n#define mmSDMA0_GFX_RB_BASE                                                     0x3481\n#define mmSDMA0_GFX_RB_BASE_HI                                                  0x3482\n#define mmSDMA0_GFX_RB_RPTR                                                     0x3483\n#define mmSDMA0_GFX_RB_WPTR                                                     0x3484\n#define mmSDMA0_GFX_RB_WPTR_POLL_CNTL                                           0x3485\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI                                        0x3486\n#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO                                        0x3487\n#define mmSDMA0_GFX_RB_RPTR_ADDR_HI                                             0x3488\n#define mmSDMA0_GFX_RB_RPTR_ADDR_LO                                             0x3489\n#define mmSDMA0_GFX_IB_CNTL                                                     0x348a\n#define mmSDMA0_GFX_IB_RPTR                                                     0x348b\n#define mmSDMA0_GFX_IB_OFFSET                                                   0x348c\n#define mmSDMA0_GFX_IB_BASE_LO                                                  0x348d\n#define mmSDMA0_GFX_IB_BASE_HI                                                  0x348e\n#define mmSDMA0_GFX_IB_SIZE                                                     0x348f\n#define mmSDMA0_GFX_SKIP_CNTL                                                   0x3490\n#define mmSDMA0_GFX_CONTEXT_STATUS                                              0x3491\n#define mmSDMA0_GFX_CONTEXT_CNTL                                                0x3493\n#define mmSDMA0_GFX_VIRTUAL_ADDR                                                0x34a7\n#define mmSDMA0_GFX_APE1_CNTL                                                   0x34a8\n#define mmSDMA0_GFX_WATERMARK                                                   0x34aa\n#define mmSDMA0_RLC0_RB_CNTL                                                    0x3500\n#define mmSDMA0_RLC0_RB_BASE                                                    0x3501\n#define mmSDMA0_RLC0_RB_BASE_HI                                                 0x3502\n#define mmSDMA0_RLC0_RB_RPTR                                                    0x3503\n#define mmSDMA0_RLC0_RB_WPTR                                                    0x3504\n#define mmSDMA0_RLC0_RB_WPTR_POLL_CNTL                                          0x3505\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI                                       0x3506\n#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO                                       0x3507\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_HI                                            0x3508\n#define mmSDMA0_RLC0_RB_RPTR_ADDR_LO                                            0x3509\n#define mmSDMA0_RLC0_IB_CNTL                                                    0x350a\n#define mmSDMA0_RLC0_IB_RPTR                                                    0x350b\n#define mmSDMA0_RLC0_IB_OFFSET                                                  0x350c\n#define mmSDMA0_RLC0_IB_BASE_LO                                                 0x350d\n#define mmSDMA0_RLC0_IB_BASE_HI                                                 0x350e\n#define mmSDMA0_RLC0_IB_SIZE                                                    0x350f\n#define mmSDMA0_RLC0_SKIP_CNTL                                                  0x3510\n#define mmSDMA0_RLC0_CONTEXT_STATUS                                             0x3511\n#define mmSDMA0_RLC0_DOORBELL                                                   0x3512\n#define mmSDMA0_RLC0_VIRTUAL_ADDR                                               0x3527\n#define mmSDMA0_RLC0_APE1_CNTL                                                  0x3528\n#define mmSDMA0_RLC0_DOORBELL_LOG                                               0x3529\n#define mmSDMA0_RLC0_WATERMARK                                                  0x352a\n#define mmSDMA0_RLC1_RB_CNTL                                                    0x3580\n#define mmSDMA0_RLC1_RB_BASE                                                    0x3581\n#define mmSDMA0_RLC1_RB_BASE_HI                                                 0x3582\n#define mmSDMA0_RLC1_RB_RPTR                                                    0x3583\n#define mmSDMA0_RLC1_RB_WPTR                                                    0x3584\n#define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL                                          0x3585\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI                                       0x3586\n#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO                                       0x3587\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_HI                                            0x3588\n#define mmSDMA0_RLC1_RB_RPTR_ADDR_LO                                            0x3589\n#define mmSDMA0_RLC1_IB_CNTL                                                    0x358a\n#define mmSDMA0_RLC1_IB_RPTR                                                    0x358b\n#define mmSDMA0_RLC1_IB_OFFSET                                                  0x358c\n#define mmSDMA0_RLC1_IB_BASE_LO                                                 0x358d\n#define mmSDMA0_RLC1_IB_BASE_HI                                                 0x358e\n#define mmSDMA0_RLC1_IB_SIZE                                                    0x358f\n#define mmSDMA0_RLC1_SKIP_CNTL                                                  0x3590\n#define mmSDMA0_RLC1_CONTEXT_STATUS                                             0x3591\n#define mmSDMA0_RLC1_DOORBELL                                                   0x3592\n#define mmSDMA0_RLC1_VIRTUAL_ADDR                                               0x35a7\n#define mmSDMA0_RLC1_APE1_CNTL                                                  0x35a8\n#define mmSDMA0_RLC1_DOORBELL_LOG                                               0x35a9\n#define mmSDMA0_RLC1_WATERMARK                                                  0x35aa\n#define mmSDMA1_UCODE_ADDR                                                      0x3600\n#define mmSDMA1_UCODE_DATA                                                      0x3601\n#define mmSDMA1_POWER_CNTL                                                      0x3602\n#define mmSDMA1_CLK_CTRL                                                        0x3603\n#define mmSDMA1_CNTL                                                            0x3604\n#define mmSDMA1_CHICKEN_BITS                                                    0x3605\n#define mmSDMA1_TILING_CONFIG                                                   0x3606\n#define mmSDMA1_HASH                                                            0x3607\n#define mmSDMA1_SEM_INCOMPLETE_TIMER_CNTL                                       0x3608\n#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL                                        0x3609\n#define mmSDMA1_RB_RPTR_FETCH                                                   0x360a\n#define mmSDMA1_IB_OFFSET_FETCH                                                 0x360b\n#define mmSDMA1_PROGRAM                                                         0x360c\n#define mmSDMA1_STATUS_REG                                                      0x360d\n#define mmSDMA1_STATUS1_REG                                                     0x360e\n#define mmSDMA1_PERFMON_CNTL                                                    0x360f\n#define mmSDMA1_PERFCOUNTER0_RESULT                                             0x3610\n#define mmSDMA1_PERFCOUNTER1_RESULT                                             0x3611\n#define mmSDMA1_F32_CNTL                                                        0x3612\n#define mmSDMA1_FREEZE                                                          0x3613\n#define mmSDMA1_PHASE0_QUANTUM                                                  0x3614\n#define mmSDMA1_PHASE1_QUANTUM                                                  0x3615\n#define mmSDMA1_EDC_CONFIG                                                      0x361a\n#define mmSDMA1_GFX_RB_CNTL                                                     0x3680\n#define mmSDMA1_GFX_RB_BASE                                                     0x3681\n#define mmSDMA1_GFX_RB_BASE_HI                                                  0x3682\n#define mmSDMA1_GFX_RB_RPTR                                                     0x3683\n#define mmSDMA1_GFX_RB_WPTR                                                     0x3684\n#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL                                           0x3685\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI                                        0x3686\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO                                        0x3687\n#define mmSDMA1_GFX_RB_RPTR_ADDR_HI                                             0x3688\n#define mmSDMA1_GFX_RB_RPTR_ADDR_LO                                             0x3689\n#define mmSDMA1_GFX_IB_CNTL                                                     0x368a\n#define mmSDMA1_GFX_IB_RPTR                                                     0x368b\n#define mmSDMA1_GFX_IB_OFFSET                                                   0x368c\n#define mmSDMA1_GFX_IB_BASE_LO                                                  0x368d\n#define mmSDMA1_GFX_IB_BASE_HI                                                  0x368e\n#define mmSDMA1_GFX_IB_SIZE                                                     0x368f\n#define mmSDMA1_GFX_SKIP_CNTL                                                   0x3690\n#define mmSDMA1_GFX_CONTEXT_STATUS                                              0x3691\n#define mmSDMA1_GFX_CONTEXT_CNTL                                                0x3693\n#define mmSDMA1_GFX_VIRTUAL_ADDR                                                0x36a7\n#define mmSDMA1_GFX_APE1_CNTL                                                   0x36a8\n#define mmSDMA1_GFX_WATERMARK                                                   0x36aa\n#define mmSDMA1_RLC0_RB_CNTL                                                    0x3700\n#define mmSDMA1_RLC0_RB_BASE                                                    0x3701\n#define mmSDMA1_RLC0_RB_BASE_HI                                                 0x3702\n#define mmSDMA1_RLC0_RB_RPTR                                                    0x3703\n#define mmSDMA1_RLC0_RB_WPTR                                                    0x3704\n#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL                                          0x3705\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI                                       0x3706\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO                                       0x3707\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI                                            0x3708\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO                                            0x3709\n#define mmSDMA1_RLC0_IB_CNTL                                                    0x370a\n#define mmSDMA1_RLC0_IB_RPTR                                                    0x370b\n#define mmSDMA1_RLC0_IB_OFFSET                                                  0x370c\n#define mmSDMA1_RLC0_IB_BASE_LO                                                 0x370d\n#define mmSDMA1_RLC0_IB_BASE_HI                                                 0x370e\n#define mmSDMA1_RLC0_IB_SIZE                                                    0x370f\n#define mmSDMA1_RLC0_SKIP_CNTL                                                  0x3710\n#define mmSDMA1_RLC0_CONTEXT_STATUS                                             0x3711\n#define mmSDMA1_RLC0_DOORBELL                                                   0x3712\n#define mmSDMA1_RLC0_VIRTUAL_ADDR                                               0x3727\n#define mmSDMA1_RLC0_APE1_CNTL                                                  0x3728\n#define mmSDMA1_RLC0_DOORBELL_LOG                                               0x3729\n#define mmSDMA1_RLC0_WATERMARK                                                  0x372a\n#define mmSDMA1_RLC1_RB_CNTL                                                    0x3780\n#define mmSDMA1_RLC1_RB_BASE                                                    0x3781\n#define mmSDMA1_RLC1_RB_BASE_HI                                                 0x3782\n#define mmSDMA1_RLC1_RB_RPTR                                                    0x3783\n#define mmSDMA1_RLC1_RB_WPTR                                                    0x3784\n#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL                                          0x3785\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI                                       0x3786\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO                                       0x3787\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI                                            0x3788\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO                                            0x3789\n#define mmSDMA1_RLC1_IB_CNTL                                                    0x378a\n#define mmSDMA1_RLC1_IB_RPTR                                                    0x378b\n#define mmSDMA1_RLC1_IB_OFFSET                                                  0x378c\n#define mmSDMA1_RLC1_IB_BASE_LO                                                 0x378d\n#define mmSDMA1_RLC1_IB_BASE_HI                                                 0x378e\n#define mmSDMA1_RLC1_IB_SIZE                                                    0x378f\n#define mmSDMA1_RLC1_SKIP_CNTL                                                  0x3790\n#define mmSDMA1_RLC1_CONTEXT_STATUS                                             0x3791\n#define mmSDMA1_RLC1_DOORBELL                                                   0x3792\n#define mmSDMA1_RLC1_VIRTUAL_ADDR                                               0x37a7\n#define mmSDMA1_RLC1_APE1_CNTL                                                  0x37a8\n#define mmSDMA1_RLC1_DOORBELL_LOG                                               0x37a9\n#define mmSDMA1_RLC1_WATERMARK                                                  0x37aa\n#define mmXDMA_SLV_CHANNEL_CNTL                                                 0x470\n#define mmSDMA_CHANNEL0_XDMA_SLV_CHANNEL_CNTL                                   0x470\n#define mmSDMA_CHANNEL1_XDMA_SLV_CHANNEL_CNTL                                   0x478\n#define mmSDMA_CHANNEL2_XDMA_SLV_CHANNEL_CNTL                                   0x480\n#define mmSDMA_CHANNEL3_XDMA_SLV_CHANNEL_CNTL                                   0x488\n#define mmSDMA_CHANNEL4_XDMA_SLV_CHANNEL_CNTL                                   0x490\n#define mmSDMA_CHANNEL5_XDMA_SLV_CHANNEL_CNTL                                   0x498\n#define mmXDMA_SLV_REMOTE_GPU_ADDRESS                                           0x471\n#define mmSDMA_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS                             0x471\n#define mmSDMA_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS                             0x479\n#define mmSDMA_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS                             0x481\n#define mmSDMA_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS                             0x489\n#define mmSDMA_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS                             0x491\n#define mmSDMA_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS                             0x499\n#define mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                                      0x472\n#define mmSDMA_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                        0x472\n#define mmSDMA_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                        0x47a\n#define mmSDMA_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                        0x482\n#define mmSDMA_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                        0x48a\n#define mmSDMA_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                        0x492\n#define mmSDMA_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH                        0x49a\n#define mmXDMA_MSTR_PIPE_CNTL                                                   0x400\n#define mmMDMA_PIPE0_XDMA_MSTR_PIPE_CNTL                                        0x400\n#define mmMDMA_PIPE1_XDMA_MSTR_PIPE_CNTL                                        0x410\n#define mmMDMA_PIPE2_XDMA_MSTR_PIPE_CNTL                                        0x420\n#define mmMDMA_PIPE3_XDMA_MSTR_PIPE_CNTL                                        0x430\n#define mmMDMA_PIPE4_XDMA_MSTR_PIPE_CNTL                                        0x440\n#define mmMDMA_PIPE5_XDMA_MSTR_PIPE_CNTL                                        0x450\n#define mmXDMA_MSTR_READ_COMMAND                                                0x401\n#define mmMDMA_PIPE0_XDMA_MSTR_READ_COMMAND                                     0x401\n#define mmMDMA_PIPE1_XDMA_MSTR_READ_COMMAND                                     0x411\n#define mmMDMA_PIPE2_XDMA_MSTR_READ_COMMAND                                     0x421\n#define mmMDMA_PIPE3_XDMA_MSTR_READ_COMMAND                                     0x431\n#define mmMDMA_PIPE4_XDMA_MSTR_READ_COMMAND                                     0x441\n#define mmMDMA_PIPE5_XDMA_MSTR_READ_COMMAND                                     0x451\n#define mmXDMA_MSTR_CHANNEL_DIM                                                 0x402\n#define mmMDMA_PIPE0_XDMA_MSTR_CHANNEL_DIM                                      0x402\n#define mmMDMA_PIPE1_XDMA_MSTR_CHANNEL_DIM                                      0x412\n#define mmMDMA_PIPE2_XDMA_MSTR_CHANNEL_DIM                                      0x422\n#define mmMDMA_PIPE3_XDMA_MSTR_CHANNEL_DIM                                      0x432\n#define mmMDMA_PIPE4_XDMA_MSTR_CHANNEL_DIM                                      0x442\n#define mmMDMA_PIPE5_XDMA_MSTR_CHANNEL_DIM                                      0x452\n#define mmXDMA_MSTR_HEIGHT                                                      0x403\n#define mmMDMA_PIPE0_XDMA_MSTR_HEIGHT                                           0x403\n#define mmMDMA_PIPE1_XDMA_MSTR_HEIGHT                                           0x413\n#define mmMDMA_PIPE2_XDMA_MSTR_HEIGHT                                           0x423\n#define mmMDMA_PIPE3_XDMA_MSTR_HEIGHT                                           0x433\n#define mmMDMA_PIPE4_XDMA_MSTR_HEIGHT                                           0x443\n#define mmMDMA_PIPE5_XDMA_MSTR_HEIGHT                                           0x453\n#define mmXDMA_MSTR_REMOTE_SURFACE_BASE                                         0x404\n#define mmMDMA_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE                              0x404\n#define mmMDMA_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE                              0x414\n#define mmMDMA_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE                              0x424\n#define mmMDMA_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE                              0x434\n#define mmMDMA_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE                              0x444\n#define mmMDMA_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE                              0x454\n#define mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                                    0x405\n#define mmMDMA_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                         0x405\n#define mmMDMA_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                         0x415\n#define mmMDMA_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                         0x425\n#define mmMDMA_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                         0x435\n#define mmMDMA_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                         0x445\n#define mmMDMA_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH                         0x455\n#define mmXDMA_MSTR_REMOTE_GPU_ADDRESS                                          0x406\n#define mmMDMA_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS                               0x406\n#define mmMDMA_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS                               0x416\n#define mmMDMA_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS                               0x426\n#define mmMDMA_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS                               0x436\n#define mmMDMA_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS                               0x446\n#define mmMDMA_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS                               0x456\n#define mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                                     0x407\n#define mmMDMA_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                          0x407\n#define mmMDMA_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                          0x417\n#define mmMDMA_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                          0x427\n#define mmMDMA_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                          0x437\n#define mmMDMA_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                          0x447\n#define mmMDMA_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH                          0x457\n#define mmXDMA_MSTR_CACHE_BASE_ADDR                                             0x408\n#define mmMDMA_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR                                  0x408\n#define mmMDMA_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR                                  0x418\n#define mmMDMA_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR                                  0x428\n#define mmMDMA_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR                                  0x438\n#define mmMDMA_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR                                  0x448\n#define mmMDMA_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR                                  0x458\n#define mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH                                        0x409\n#define mmMDMA_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                             0x409\n#define mmMDMA_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                             0x419\n#define mmMDMA_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                             0x429\n#define mmMDMA_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                             0x439\n#define mmMDMA_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                             0x449\n#define mmMDMA_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR_HIGH                             0x459\n#define mmXDMA_MSTR_CACHE_PITCH                                                 0x40a\n#define mmMDMA_PIPE0_XDMA_MSTR_CACHE_PITCH                                      0x40a\n#define mmMDMA_PIPE1_XDMA_MSTR_CACHE_PITCH                                      0x41a\n#define mmMDMA_PIPE2_XDMA_MSTR_CACHE_PITCH                                      0x42a\n#define mmMDMA_PIPE3_XDMA_MSTR_CACHE_PITCH                                      0x43a\n#define mmMDMA_PIPE4_XDMA_MSTR_CACHE_PITCH                                      0x44a\n#define mmMDMA_PIPE5_XDMA_MSTR_CACHE_PITCH                                      0x45a\n#define mmXDMA_MSTR_CHANNEL_START                                               0x40b\n#define mmMDMA_PIPE0_XDMA_MSTR_CHANNEL_START                                    0x40b\n#define mmMDMA_PIPE1_XDMA_MSTR_CHANNEL_START                                    0x41b\n#define mmMDMA_PIPE2_XDMA_MSTR_CHANNEL_START                                    0x42b\n#define mmMDMA_PIPE3_XDMA_MSTR_CHANNEL_START                                    0x43b\n#define mmMDMA_PIPE4_XDMA_MSTR_CHANNEL_START                                    0x44b\n#define mmMDMA_PIPE5_XDMA_MSTR_CHANNEL_START                                    0x45b\n#define mmXDMA_MSTR_MEM_OVERFLOW_CNTL                                           0x40c\n#define mmMDMA_PIPE0_XDMA_MSTR_MEM_OVERFLOW_CNTL                                0x40c\n#define mmMDMA_PIPE1_XDMA_MSTR_MEM_OVERFLOW_CNTL                                0x41c\n#define mmMDMA_PIPE2_XDMA_MSTR_MEM_OVERFLOW_CNTL                                0x42c\n#define mmMDMA_PIPE3_XDMA_MSTR_MEM_OVERFLOW_CNTL                                0x43c\n#define mmMDMA_PIPE4_XDMA_MSTR_MEM_OVERFLOW_CNTL                                0x44c\n#define mmMDMA_PIPE5_XDMA_MSTR_MEM_OVERFLOW_CNTL                                0x45c\n#define mmXDMA_MSTR_MEM_UNDERFLOW_CNTL                                          0x40d\n#define mmMDMA_PIPE0_XDMA_MSTR_MEM_UNDERFLOW_CNTL                               0x40d\n#define mmMDMA_PIPE1_XDMA_MSTR_MEM_UNDERFLOW_CNTL                               0x41d\n#define mmMDMA_PIPE2_XDMA_MSTR_MEM_UNDERFLOW_CNTL                               0x42d\n#define mmMDMA_PIPE3_XDMA_MSTR_MEM_UNDERFLOW_CNTL                               0x43d\n#define mmMDMA_PIPE4_XDMA_MSTR_MEM_UNDERFLOW_CNTL                               0x44d\n#define mmMDMA_PIPE5_XDMA_MSTR_MEM_UNDERFLOW_CNTL                               0x45d\n#define mmXDMA_MSTR_PERFMEAS_STATUS                                             0x40e\n#define mmMDMA_PIPE0_XDMA_MSTR_PERFMEAS_STATUS                                  0x40e\n#define mmMDMA_PIPE1_XDMA_MSTR_PERFMEAS_STATUS                                  0x41e\n#define mmMDMA_PIPE2_XDMA_MSTR_PERFMEAS_STATUS                                  0x42e\n#define mmMDMA_PIPE3_XDMA_MSTR_PERFMEAS_STATUS                                  0x43e\n#define mmMDMA_PIPE4_XDMA_MSTR_PERFMEAS_STATUS                                  0x44e\n#define mmMDMA_PIPE5_XDMA_MSTR_PERFMEAS_STATUS                                  0x45e\n#define mmXDMA_MSTR_PERFMEAS_CNTL                                               0x40f\n#define mmMDMA_PIPE0_XDMA_MSTR_PERFMEAS_CNTL                                    0x40f\n#define mmMDMA_PIPE1_XDMA_MSTR_PERFMEAS_CNTL                                    0x41f\n#define mmMDMA_PIPE2_XDMA_MSTR_PERFMEAS_CNTL                                    0x42f\n#define mmMDMA_PIPE3_XDMA_MSTR_PERFMEAS_CNTL                                    0x43f\n#define mmMDMA_PIPE4_XDMA_MSTR_PERFMEAS_CNTL                                    0x44f\n#define mmMDMA_PIPE5_XDMA_MSTR_PERFMEAS_CNTL                                    0x45f\n#define mmXDMA_MSTR_CNTL                                                        0x3ec\n#define mmXDMA_MSTR_STATUS                                                      0x3ed\n#define mmXDMA_MSTR_MEM_CLIENT_CONFIG                                           0x3ee\n#define mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR                                     0x3ef\n#define mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH                                0x3f0\n#define mmXDMA_MSTR_LOCAL_SURFACE_PITCH                                         0x3f1\n#define mmXDMA_MSTR_CMD_URGENT_CNTL                                             0x3f2\n#define mmXDMA_MSTR_MEM_URGENT_CNTL                                             0x3f3\n#define mmXDMA_MSTR_MEM_UNDERFLOW_CONFIG                                        0x3f4\n#define mmXDMA_MSTR_PCIE_NACK_STATUS                                            0x3f5\n#define mmXDMA_MSTR_MEM_NACK_STATUS                                             0x3f6\n#define mmXDMA_MSTR_VSYNC_GSL_CHECK                                             0x3f7\n#define mmHDP_HOST_PATH_CNTL                                                    0xb00\n#define mmHDP_NONSURFACE_BASE                                                   0xb01\n#define mmHDP_NONSURFACE_INFO                                                   0xb02\n#define mmHDP_NONSURFACE_SIZE                                                   0xb03\n#define mmHDP_NONSURF_FLAGS                                                     0xbc9\n#define mmHDP_NONSURF_FLAGS_CLR                                                 0xbca\n#define mmHDP_SW_SEMAPHORE                                                      0xbcb\n#define mmHDP_DEBUG0                                                            0xbcc\n#define mmHDP_DEBUG1                                                            0xbcd\n#define mmHDP_LAST_SURFACE_HIT                                                  0xbce\n#define mmHDP_TILING_CONFIG                                                     0xbcf\n#define mmHDP_SC_MULTI_CHIP_CNTL                                                0xbd0\n#define mmHDP_OUTSTANDING_REQ                                                   0xbd1\n#define mmHDP_ADDR_CONFIG                                                       0xbd2\n#define mmHDP_MISC_CNTL                                                         0xbd3\n#define mmHDP_MEM_POWER_LS                                                      0xbd4\n#define mmHDP_NONSURFACE_PREFETCH                                               0xbd5\n#define mmHDP_MEMIO_CNTL                                                        0xbf6\n#define mmHDP_MEMIO_ADDR                                                        0xbf7\n#define mmHDP_MEMIO_STATUS                                                      0xbf8\n#define mmHDP_MEMIO_WR_DATA                                                     0xbf9\n#define mmHDP_MEMIO_RD_DATA                                                     0xbfa\n#define mmHDP_XDP_DIRECT2HDP_FIRST                                              0xc00\n#define mmHDP_XDP_D2H_FLUSH                                                     0xc01\n#define mmHDP_XDP_D2H_BAR_UPDATE                                                0xc02\n#define mmHDP_XDP_D2H_RSVD_3                                                    0xc03\n#define mmHDP_XDP_D2H_RSVD_4                                                    0xc04\n#define mmHDP_XDP_D2H_RSVD_5                                                    0xc05\n#define mmHDP_XDP_D2H_RSVD_6                                                    0xc06\n#define mmHDP_XDP_D2H_RSVD_7                                                    0xc07\n#define mmHDP_XDP_D2H_RSVD_8                                                    0xc08\n#define mmHDP_XDP_D2H_RSVD_9                                                    0xc09\n#define mmHDP_XDP_D2H_RSVD_10                                                   0xc0a\n#define mmHDP_XDP_D2H_RSVD_11                                                   0xc0b\n#define mmHDP_XDP_D2H_RSVD_12                                                   0xc0c\n#define mmHDP_XDP_D2H_RSVD_13                                                   0xc0d\n#define mmHDP_XDP_D2H_RSVD_14                                                   0xc0e\n#define mmHDP_XDP_D2H_RSVD_15                                                   0xc0f\n#define mmHDP_XDP_D2H_RSVD_16                                                   0xc10\n#define mmHDP_XDP_D2H_RSVD_17                                                   0xc11\n#define mmHDP_XDP_D2H_RSVD_18                                                   0xc12\n#define mmHDP_XDP_D2H_RSVD_19                                                   0xc13\n#define mmHDP_XDP_D2H_RSVD_20                                                   0xc14\n#define mmHDP_XDP_D2H_RSVD_21                                                   0xc15\n#define mmHDP_XDP_D2H_RSVD_22                                                   0xc16\n#define mmHDP_XDP_D2H_RSVD_23                                                   0xc17\n#define mmHDP_XDP_D2H_RSVD_24                                                   0xc18\n#define mmHDP_XDP_D2H_RSVD_25                                                   0xc19\n#define mmHDP_XDP_D2H_RSVD_26                                                   0xc1a\n#define mmHDP_XDP_D2H_RSVD_27                                                   0xc1b\n#define mmHDP_XDP_D2H_RSVD_28                                                   0xc1c\n#define mmHDP_XDP_D2H_RSVD_29                                                   0xc1d\n#define mmHDP_XDP_D2H_RSVD_30                                                   0xc1e\n#define mmHDP_XDP_D2H_RSVD_31                                                   0xc1f\n#define mmHDP_XDP_D2H_RSVD_32                                                   0xc20\n#define mmHDP_XDP_D2H_RSVD_33                                                   0xc21\n#define mmHDP_XDP_D2H_RSVD_34                                                   0xc22\n#define mmHDP_XDP_DIRECT2HDP_LAST                                               0xc23\n#define mmHDP_XDP_P2P_BAR_CFG                                                   0xc24\n#define mmHDP_XDP_P2P_MBX_OFFSET                                                0xc25\n#define mmHDP_XDP_P2P_MBX_ADDR0                                                 0xc26\n#define mmHDP_XDP_P2P_MBX_ADDR1                                                 0xc27\n#define mmHDP_XDP_P2P_MBX_ADDR2                                                 0xc28\n#define mmHDP_XDP_P2P_MBX_ADDR3                                                 0xc29\n#define mmHDP_XDP_P2P_MBX_ADDR4                                                 0xc2a\n#define mmHDP_XDP_P2P_MBX_ADDR5                                                 0xc2b\n#define mmHDP_XDP_P2P_MBX_ADDR6                                                 0xc2c\n#define mmHDP_XDP_HDP_MBX_MC_CFG                                                0xc2d\n#define mmHDP_XDP_HDP_MC_CFG                                                    0xc2e\n#define mmHDP_XDP_HST_CFG                                                       0xc2f\n#define mmHDP_XDP_SID_CFG                                                       0xc30\n#define mmHDP_XDP_HDP_IPH_CFG                                                   0xc31\n#define mmHDP_XDP_SRBM_CFG                                                      0xc32\n#define mmHDP_XDP_CGTT_BLK_CTRL                                                 0xc33\n#define mmHDP_XDP_P2P_BAR0                                                      0xc34\n#define mmHDP_XDP_P2P_BAR1                                                      0xc35\n#define mmHDP_XDP_P2P_BAR2                                                      0xc36\n#define mmHDP_XDP_P2P_BAR3                                                      0xc37\n#define mmHDP_XDP_P2P_BAR4                                                      0xc38\n#define mmHDP_XDP_P2P_BAR5                                                      0xc39\n#define mmHDP_XDP_P2P_BAR6                                                      0xc3a\n#define mmHDP_XDP_P2P_BAR7                                                      0xc3b\n#define mmHDP_XDP_FLUSH_ARMED_STS                                               0xc3c\n#define mmHDP_XDP_FLUSH_CNTR0_STS                                               0xc3d\n#define mmHDP_XDP_BUSY_STS                                                      0xc3e\n#define mmHDP_XDP_STICKY                                                        0xc3f\n#define mmHDP_XDP_CHKN                                                          0xc40\n#define mmHDP_XDP_DBG_ADDR                                                      0xc41\n#define mmHDP_XDP_DBG_DATA                                                      0xc42\n#define mmHDP_XDP_DBG_MASK                                                      0xc43\n#define mmHDP_XDP_BARS_ADDR_39_36                                               0xc44\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}