Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 17 18:47:47 2017
| Host         : DESKTOP-8GH1L7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clock_instant_20k/general_clock_instant/pulse_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_instant_50M/general_clock_instant/pulse_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.801        0.000                      0                  154        0.115        0.000                      0                  154        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.801        0.000                      0                  154        0.115        0.000                      0                  154        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.358ns (39.767%)  route 2.057ns (60.233%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          1.064     8.503    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y53         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.437    14.778    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[20]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y53         FDRE (Setup_fdre_C_R)       -0.618    14.304    clock_instant_50M/general_clock_instant/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 u1/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.014ns (25.172%)  route 3.014ns (74.828%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.625     5.146    u1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  u1/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  u1/count2_reg[9]/Q
                         net (fo=11, routed)          0.913     6.577    u1/count2_reg[9]
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.124     6.701 r  u1/sclk_i_18/O
                         net (fo=1, routed)           0.633     7.335    u1/sclk_i_18_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.459 r  u1/sclk_i_11/O
                         net (fo=1, routed)           0.665     8.124    u1/sclk_i_11_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.248 r  u1/sclk_i_3/O
                         net (fo=1, routed)           0.802     9.050    u1/sclk_i_3_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.174 r  u1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.174    u1/sclk_i_1_n_0
    SLICE_X62Y93         FDRE                                         r  u1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509    14.850    u1/CLK_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  u1/sclk_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.029    15.102    u1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.358ns (41.447%)  route 1.918ns (58.553%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.926     8.365    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.438    14.779    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[16]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.618    14.305    clock_instant_50M/general_clock_instant/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.358ns (41.447%)  route 1.918ns (58.553%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.926     8.365    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.438    14.779    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[17]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.618    14.305    clock_instant_50M/general_clock_instant/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.358ns (41.447%)  route 1.918ns (58.553%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.926     8.365    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.438    14.779    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[18]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.618    14.305    clock_instant_50M/general_clock_instant/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.358ns (41.447%)  route 1.918ns (58.553%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.926     8.365    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.438    14.779    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[19]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y52         FDRE (Setup_fdre_C_R)       -0.618    14.305    clock_instant_50M/general_clock_instant/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.358ns (40.920%)  route 1.961ns (59.080%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.968     8.407    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.448    14.789    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.618    14.410    clock_instant_50M/general_clock_instant/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.358ns (40.920%)  route 1.961ns (59.080%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.968     8.407    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.448    14.789    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.618    14.410    clock_instant_50M/general_clock_instant/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.358ns (40.920%)  route 1.961ns (59.080%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.968     8.407    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.448    14.789    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.618    14.410    clock_instant_50M/general_clock_instant/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.358ns (40.920%)  route 1.961ns (59.080%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.567     5.088    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clock_instant_50M/general_clock_instant/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.992     6.537    clock_instant_50M/general_clock_instant/COUNT_reg[4]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.661    clock_instant_50M/general_clock_instant/COUNT0_carry_i_3__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.211 r  clock_instant_50M/general_clock_instant/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.211    clock_instant_50M/general_clock_instant/COUNT0_carry_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.439 r  clock_instant_50M/general_clock_instant/COUNT0_carry__0/CO[2]
                         net (fo=21, routed)          0.968     8.407    clock_instant_50M/general_clock_instant/clear
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.448    14.789    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X29Y48         FDRE (Setup_fdre_C_R)       -0.618    14.410    clock_instant_50M/general_clock_instant/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.716%)  route 0.133ns (27.284%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.935    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_7
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.318%)  route 0.133ns (26.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.946    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_5
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.590%)  route 0.133ns (25.410%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.971    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_4
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.590%)  route 0.133ns (25.410%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.971    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_6
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.735%)  route 0.133ns (25.265%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.920    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.974    clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1_n_7
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.251%)  route 0.133ns (24.749%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.920    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.985    clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1_n_5
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.333%)  route 0.138ns (42.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.138     1.727    clock_instant_50M/general_clock_instant/COUNT_reg[2]
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  clock_instant_50M/general_clock_instant/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    clock_instant_50M/general_clock_instant/pulse_i_1__0_n_0
    SLICE_X30Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     1.960    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/pulse_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.602    clock_instant_50M/general_clock_instant/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.350%)  route 0.133ns (23.650%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.920    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.010    clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1_n_6
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.350%)  route 0.133ns (23.650%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.920    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.010    clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1_n_4
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_instant_50M/general_clock_instant/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.475%)  route 0.133ns (23.525%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_instant_50M/general_clock_instant/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.133     1.721    clock_instant_50M/general_clock_instant/COUNT_reg[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.881 r  clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.881    clock_instant_50M/general_clock_instant/COUNT_reg[4]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.920    clock_instant_50M/general_clock_instant/COUNT_reg[8]_i_1__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.959    clock_instant_50M/general_clock_instant/COUNT_reg[12]_i_1__1_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  clock_instant_50M/general_clock_instant/COUNT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    clock_instant_50M/general_clock_instant/COUNT_reg[16]_i_1__0_n_7
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.832     1.959    clock_instant_50M/general_clock_instant/CLK_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  clock_instant_50M/general_clock_instant/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    clock_instant_50M/general_clock_instant/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clock_instant_20k/general_clock_instant/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   clock_instant_20k/general_clock_instant/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   clock_instant_20k/general_clock_instant/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clock_instant_20k/general_clock_instant/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y52   clock_instant_50M/general_clock_instant/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clock_instant_20k/general_clock_instant/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clock_instant_20k/general_clock_instant/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clock_instant_20k/general_clock_instant/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clock_instant_20k/general_clock_instant/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clock_instant_20k/general_clock_instant/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clock_instant_20k/general_clock_instant/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clock_instant_20k/general_clock_instant/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   clock_instant_50M/general_clock_instant/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   clock_instant_50M/general_clock_instant/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   clock_instant_50M/general_clock_instant/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clock_instant_50M/general_clock_instant/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y53   clock_instant_50M/general_clock_instant/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clock_instant_50M/general_clock_instant/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   clock_instant_50M/general_clock_instant/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clock_instant_50M/general_clock_instant/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clock_instant_50M/general_clock_instant/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   clock_instant_50M/general_clock_instant/COUNT_reg[6]/C



