

module raw10_unpacket (
    input wire I_clk,
    input wire I_rst_n,

    input wire        I_csi_frame_start,  //synthesis keep
    input wire        I_csi_frame_end,    //synthesis keep
    input wire        I_csi_valid,        //synthesis keep
    input wire [31:0] I_csi_data,         //synthesis keep

    input wire [9:0] I_camera_black_level,

    output reg        O_raw10_frame_start,
    output reg        O_raw10_frame_end,
    output reg        O_raw10_valid,
    output reg [39:0] O_raw10_data
);

  reg         S_csi_valid_1d;  //synthesis keep
  reg         S_csi_valid_2d;  //synthesis keep
  reg  [31:0] S_csi_data_1d;  //synthesis keep
  reg  [31:0] S_csi_data_2d;  //synthesis keep
  reg  [ 2:0] S_cnt;  //synthesis keep
  reg         S_raw10_wr_en;  //synthesis keep
  reg  [39:0] S_raw10_wr_data;  //synthesis keep
  wire [ 9:0] S_fifo_rd_num;  //synthesis keep
  reg         S_fifo_rd_en;  //synthesis keep
  wire        S_fifo_empty;  //synthesis keep
  reg         S_raw8_valid;  //synthesis keep
  reg  [39:0] S_raw8_data;  //synthesis keep
  wire [39:0] S_fifo_rd_data;  //synthesis keep


  //同步处理，MIPI输入进来后，I_csi_valid不是连续，每个I_csi_valid 打怕1次
  always @(posedge I_clk) begin
    O_raw10_frame_start <= I_csi_frame_start;
    O_raw10_frame_end   <= I_csi_frame_end;

    S_csi_valid_1d      <= I_csi_valid;
    S_csi_valid_2d      <= S_csi_valid_1d;

    S_csi_data_1d       <= I_csi_data;
    S_csi_data_2d       <= S_csi_data_1d;
  end

  always @(posedge I_clk) begin
    if({S_csi_valid_2d,S_csi_valid_1d,I_csi_valid}==3'b101)begin//当S_csi_valid_2d和I_csi_valid同时有效，S_csi_valid_2d代表前一个有效32Bit I_csi_valid代表了最新的32bit
      if (S_cnt == 3'd4)  //一个周期结束
        S_cnt <= 3'd0;
      else S_cnt <= S_cnt + 3'd1;
    end else if ({S_csi_valid_2d, S_csi_valid_1d, I_csi_valid} == 3'b000) S_cnt <= 3'd0;
  end


  always @(posedge I_clk) begin
    if ({S_csi_valid_2d, S_csi_valid_1d, I_csi_valid} == 3'b101) begin
      case (S_cnt)
        3'd0: begin
          S_raw10_wr_en          <= 1'b1;
          S_raw10_wr_data[39:30] <= {S_csi_data_2d[31:24], I_csi_data[25:24]};       
          S_raw10_wr_data[29:20] <= {S_csi_data_2d[23:16], I_csi_data[27:26]};       
          S_raw10_wr_data[19:10] <= {S_csi_data_2d[15 : 8], I_csi_data[29:28]};       
          S_raw10_wr_data[9:0]   <= {S_csi_data_2d[7 : 0], I_csi_data[31:30]};       
        end
        3'd1: begin
          S_raw10_wr_en          <= 1'b1;
          S_raw10_wr_data[39:30] <= {S_csi_data_2d[23:16], I_csi_data[17:16]};       
          S_raw10_wr_data[29:20] <= {S_csi_data_2d[15 : 8], I_csi_data[19:18]};       
          S_raw10_wr_data[19:10] <= {S_csi_data_2d[7 : 0], I_csi_data[21:20]};       
          S_raw10_wr_data[9:0]   <= {I_csi_data[31:24], I_csi_data[23:22]};       
        end
        3'd2: begin
          S_raw10_wr_en          <= 1'b1;
          S_raw10_wr_data[39:30] <= {S_csi_data_2d[15 : 8], I_csi_data[9:8]};       
          S_raw10_wr_data[29:20] <= {S_csi_data_2d[7 : 0], I_csi_data[11:10]};       
          S_raw10_wr_data[19:10] <= {I_csi_data[31:24], I_csi_data[13:12]};        
          S_raw10_wr_data[9:0]   <= {I_csi_data[23:16], I_csi_data[15:14]};        
        end
        3'd3: begin
          S_raw10_wr_en          <= 1'b1;
          S_raw10_wr_data[39:30] <= {S_csi_data_2d[7 : 0], I_csi_data[1:0]};        
          S_raw10_wr_data[29:20] <= {I_csi_data[31:24], I_csi_data[3:2]};        
          S_raw10_wr_data[19:10] <= {I_csi_data[23:16], I_csi_data[5:4]};        
          S_raw10_wr_data[9:0]   <= {I_csi_data[15 : 8], I_csi_data[7:6]};        
        end
        3'd4: begin
          S_raw10_wr_en          <= 1'b0;
          S_raw10_wr_data[39:30] <= 'd0;
          S_raw10_wr_data[29:20] <= 'd0;
          S_raw10_wr_data[19:10] <= 'd0;
          S_raw10_wr_data[9:0]   <= 'd0;
        end
      endcase
    end else begin
      S_raw10_wr_en          <= 1'b0;
      S_raw10_wr_data[39:30] <= 'd0;
      S_raw10_wr_data[29:20] <= 'd0;
      S_raw10_wr_data[19:10] <= 'd0;
      S_raw10_wr_data[9:0]   <= 'd0;
    end
  end

  always @(posedge I_clk) begin
    O_raw10_data <= {
      S_raw10_wr_data[9:0], S_raw10_wr_data[19:10], S_raw10_wr_data[29:20], S_raw10_wr_data[39:30]
    };
    O_raw10_valid <= S_raw10_wr_en;
  end



                              
                                
  
                                          
                                        
                                    
                                   
  
                                          
  
                                           
                                         
                                     
                                   
    
  
                                
                               
                       
                               
                                 
                               
                              
                              
                              
                             
                                
  
  
                                   
                                                  
                                                
                                            
                                           
         
  
  
                                   
                            
                   
                                  
                                   
                      
                                           
                 
              
                           
         
  
  
                                   
                            
                   
                             
                          
                               
                                                             
                                                                                                       
                                                                                                       
                                                                                                       
                                                                                                       
                             
                          
                               
                                                             
                                                                                                       
                                                                                                       
                                                                                                       
                                                                                                       
                             
                          
                               
                                                             
                                                                                                      
                                                                                                      
                                                                                                       
                                                                                                       
                             
                          
                               
                                                             
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                             
                          
                               
                                                             
                                                            
                                                            
                                                            
                                                            
                             
                         
                 
              
                   
                                                 
                                                
                                                
                                                
                                                
                 
         
  
  
                                                      
                      
                                   
              
                              
                                       
                                             
                                       
                  
                                               
         
  
                                   
                                                               
                                             
  
                                                                                    
                                                                                    
                                                                                    
                                                                                    
         
  
                                                                                                       
  
                                    
                                            
                                            
  
                                            
                                            
                            
                            
  
                                            
                                            
                                            
                                           
        
  

    
endmodule