VAR1 *FUN1(ram_addr_t VAR2, VAR3 **VAR4, VAR5 *VAR6, VAR7 *VAR8[4], pci_map_irq_fn VAR9)
{
    const uint64_t VAR10 = 1024 * 1024;
    const uint64_t VAR11 = 1024 * VAR10;
    VAR12 *VAR13 = FUN2();
    VAR12 *VAR14 = FUN3();
    VAR15 *VAR16;
    VAR17 *VAR18;
    VAR19 *VAR20;
    VAR1 *VAR21;
    int VAR22;
    VAR16 = FUN4(NULL, VAR23);
    FUN5(VAR16);
    VAR18 = FUN6(VAR16);
    VAR20 = FUN7(VAR16);
    for (VAR22 = 0; VAR22 < 4; VAR22++)
    {
        VAR7 *VAR24 = VAR8[VAR22];
        VAR18->VAR25.VAR24[VAR22] = VAR24;
        if (VAR24 != NULL)
        {
            VAR26 *VAR27 = &VAR24->VAR27;
            VAR27->VAR28 = FUN8(VAR29, VAR30, (void *)((VAR31)VAR18 + VAR22));
        }
    }
    *VAR6 = *FUN9(VAR32, VAR18, 1);
    FUN10(&VAR18->VAR33, "", VAR2);
    FUN11(&VAR18->VAR33);
    FUN12(VAR13, 0, &VAR18->VAR33);
    FUN13(&VAR18->VAR34.VAR35, &VAR36, VAR18, "", 256 * VAR10);
    FUN12(VAR13, 0x80180000000ULL, &VAR18->VAR34.VAR35);
    FUN13(&VAR18->VAR25.VAR35, &VAR37, VAR18, "", 256 * VAR10);
    FUN12(VAR13, 0x801a0000000ULL, &VAR18->VAR25.VAR35);
    FUN13(&VAR18->VAR38, &VAR39, VAR18, "", 256 * VAR10);
    FUN12(VAR13, 0x801b0000000ULL, &VAR18->VAR38);
    FUN14(&VAR18->VAR34.VAR40, "", 4 * VAR11);
    FUN12(VAR13, 0x80000000000ULL, &VAR18->VAR34.VAR40);
    FUN13(&VAR18->VAR34.VAR41, &VAR42, NULL, "", 32 * VAR10);
    FUN12(VAR13, 0x801fc000000ULL, &VAR18->VAR34.VAR41);
    VAR21 = FUN15(VAR16, "", VAR43, VAR9, VAR18, &VAR18->VAR34.VAR40, VAR14, 0, 64);
    VAR20->VAR44 = VAR21;
    FUN13(&VAR18->VAR34.VAR45, &VAR46, VAR21, "", 64 * VAR10);
    FUN12(VAR13, 0x801f8000000ULL, &VAR18->VAR34.VAR45);
    FUN13(&VAR18->VAR34.VAR47, &VAR48, VAR21, "", 16 * VAR10);
    FUN12(VAR13, 0x801fe000000ULL, &VAR18->VAR34.VAR47);
    {
        qemu_irq VAR49, *VAR50;
        *VAR4 = FUN16(NULL, VAR14);
        VAR49 = *FUN9(VAR51, VAR18, 1);
        VAR50 = FUN17(*VAR4, VAR49);
        FUN18(*VAR4, VAR50);
    }
    return VAR21;
}