Info: Starting: Create simulation model
Info: qsys-generate C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clock/sys_clock.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [altera_avalon_clock_source 18.1]
Info: altera_avalon_clock_source: Preferred Simulation Language is set to None.
Progress: Parameterizing module clock_source_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys_clock.clock_source_0: Elaborate: altera_clock_source
Info: sys_clock.clock_source_0:            $Revision: #1 $
Info: sys_clock.clock_source_0:            $Date: 2018/07/18 $
Info: sys_clock: Generating sys_clock "sys_clock" for SIM_VHDL
Info: clock_source_0: "sys_clock" instantiated altera_avalon_clock_source "clock_source_0"
Info: sys_clock: Done "sys_clock" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock\sys_clock.spd --output-directory=C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock\sys_clock.spd --output-directory=C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock.qsys --block-symbol-file --output-directory=C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clock/sys_clock.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [altera_avalon_clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys_clock.clock_source_0: Elaborate: altera_clock_source
Info: sys_clock.clock_source_0:            $Revision: #1 $
Info: sys_clock.clock_source_0:            $Date: 2018/07/18 $
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock.qsys --synthesis=VHDL --greybox --output-directory=C:\Users\epik990\Documents\v2\ReCOP\clock\sys_clock\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clock/sys_clock.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [altera_avalon_clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sys_clock.clock_source_0: Elaborate: altera_clock_source
Info: sys_clock.clock_source_0:            $Revision: #1 $
Info: sys_clock.clock_source_0:            $Date: 2018/07/18 $
Info: sys_clock: Generating sys_clock "sys_clock" for QUARTUS_SYNTH
Info: clock_source_0: "sys_clock" instantiated altera_avalon_clock_source "clock_source_0"
Info: sys_clock: Done "sys_clock" with 2 modules, 3 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
