

================================================================
== Vitis HLS Report for 'sign_and_quantize'
================================================================
* Date:           Sat Dec 13 15:02:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        9|        9|  90.000 ns|  90.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        7|        7|         5|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w1 = alloca i32 1"   --->   Operation 8 'alloca' 'w1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_64 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read127"   --->   Operation 9 'read' 'p_read_64' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_65 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read126"   --->   Operation 10 'read' 'p_read_65' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_66 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read125"   --->   Operation 11 'read' 'p_read_66' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_67 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read124"   --->   Operation 12 'read' 'p_read_67' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_68 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read123"   --->   Operation 13 'read' 'p_read_68' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_69 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read122"   --->   Operation 14 'read' 'p_read_69' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_70 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read121"   --->   Operation 15 'read' 'p_read_70' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read_71 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read120"   --->   Operation 16 'read' 'p_read_71' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read_72 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read119"   --->   Operation 17 'read' 'p_read_72' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read_73 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read118"   --->   Operation 18 'read' 'p_read_73' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read_74 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read117"   --->   Operation 19 'read' 'p_read_74' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read_75 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read116"   --->   Operation 20 'read' 'p_read_75' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read_76 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read115"   --->   Operation 21 'read' 'p_read_76' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_77 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read114"   --->   Operation 22 'read' 'p_read_77' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_78 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read113"   --->   Operation 23 'read' 'p_read_78' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_79 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read112"   --->   Operation 24 'read' 'p_read_79' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read_80 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read111"   --->   Operation 25 'read' 'p_read_80' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_read_81 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read110"   --->   Operation 26 'read' 'p_read_81' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%p_read_82 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read109"   --->   Operation 27 'read' 'p_read_82' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_83 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read108"   --->   Operation 28 'read' 'p_read_83' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_84 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read107"   --->   Operation 29 'read' 'p_read_84' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_85 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read106"   --->   Operation 30 'read' 'p_read_85' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_86 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read105"   --->   Operation 31 'read' 'p_read_86' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_87 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read104"   --->   Operation 32 'read' 'p_read_87' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_88 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read103"   --->   Operation 33 'read' 'p_read_88' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_89 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read102"   --->   Operation 34 'read' 'p_read_89' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_90 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read101"   --->   Operation 35 'read' 'p_read_90' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_91 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read100"   --->   Operation 36 'read' 'p_read_91' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (3.63ns)   --->   "%p_read_92 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read99"   --->   Operation 37 'read' 'p_read_92' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (3.63ns)   --->   "%p_read_93 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read98"   --->   Operation 38 'read' 'p_read_93' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (3.63ns)   --->   "%p_read_94 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read97"   --->   Operation 39 'read' 'p_read_94' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (3.63ns)   --->   "%p_read_95 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read96"   --->   Operation 40 'read' 'p_read_95' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%p_read_96 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read95"   --->   Operation 41 'read' 'p_read_96' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_97 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read94"   --->   Operation 42 'read' 'p_read_97' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_98 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read93"   --->   Operation 43 'read' 'p_read_98' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 44 [1/1] (3.63ns)   --->   "%p_read_99 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read92"   --->   Operation 44 'read' 'p_read_99' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 45 [1/1] (3.63ns)   --->   "%p_read_100 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read91"   --->   Operation 45 'read' 'p_read_100' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 46 [1/1] (3.63ns)   --->   "%p_read_101 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read90"   --->   Operation 46 'read' 'p_read_101' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%p_read_102 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read89"   --->   Operation 47 'read' 'p_read_102' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 48 [1/1] (3.63ns)   --->   "%p_read_103 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read88"   --->   Operation 48 'read' 'p_read_103' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%p_read_104 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read87"   --->   Operation 49 'read' 'p_read_104' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 50 [1/1] (3.63ns)   --->   "%p_read_105 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read86"   --->   Operation 50 'read' 'p_read_105' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 51 [1/1] (3.63ns)   --->   "%p_read_106 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read85"   --->   Operation 51 'read' 'p_read_106' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%p_read_107 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read84"   --->   Operation 52 'read' 'p_read_107' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "%p_read_108 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read83"   --->   Operation 53 'read' 'p_read_108' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 54 [1/1] (3.63ns)   --->   "%p_read_109 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read82"   --->   Operation 54 'read' 'p_read_109' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%p_read_110 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read81"   --->   Operation 55 'read' 'p_read_110' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "%p_read_111 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read80"   --->   Operation 56 'read' 'p_read_111' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "%p_read_112 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read79"   --->   Operation 57 'read' 'p_read_112' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 58 [1/1] (3.63ns)   --->   "%p_read_113 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read78"   --->   Operation 58 'read' 'p_read_113' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_114 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read77"   --->   Operation 59 'read' 'p_read_114' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 60 [1/1] (3.63ns)   --->   "%p_read_115 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read76"   --->   Operation 60 'read' 'p_read_115' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 61 [1/1] (3.63ns)   --->   "%p_read_116 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read75"   --->   Operation 61 'read' 'p_read_116' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 62 [1/1] (3.63ns)   --->   "%p_read_117 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read74"   --->   Operation 62 'read' 'p_read_117' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 63 [1/1] (3.63ns)   --->   "%p_read_118 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read73"   --->   Operation 63 'read' 'p_read_118' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 64 [1/1] (3.63ns)   --->   "%p_read_119 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read72"   --->   Operation 64 'read' 'p_read_119' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 65 [1/1] (3.63ns)   --->   "%p_read_120 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read71"   --->   Operation 65 'read' 'p_read_120' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%p_read_121 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read70"   --->   Operation 66 'read' 'p_read_121' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "%p_read_122 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read69"   --->   Operation 67 'read' 'p_read_122' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (3.63ns)   --->   "%p_read_123 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read68"   --->   Operation 68 'read' 'p_read_123' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (3.63ns)   --->   "%p_read_124 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read67"   --->   Operation 69 'read' 'p_read_124' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 70 [1/1] (3.63ns)   --->   "%p_read_125 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read66"   --->   Operation 70 'read' 'p_read_125' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 71 [1/1] (3.63ns)   --->   "%p_read_126 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read65"   --->   Operation 71 'read' 'p_read_126' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 72 [1/1] (3.63ns)   --->   "%p_read_127 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read64"   --->   Operation 72 'read' 'p_read_127' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 73 [1/1] (3.63ns)   --->   "%p_read_128 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read63"   --->   Operation 73 'read' 'p_read_128' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%p_read_129 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read62"   --->   Operation 74 'read' 'p_read_129' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 75 [1/1] (3.63ns)   --->   "%p_read_130 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read61"   --->   Operation 75 'read' 'p_read_130' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%p_read_131 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read60"   --->   Operation 76 'read' 'p_read_131' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "%p_read_132 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read59"   --->   Operation 77 'read' 'p_read_132' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 78 [1/1] (3.63ns)   --->   "%p_read_133 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read58"   --->   Operation 78 'read' 'p_read_133' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 79 [1/1] (3.63ns)   --->   "%p_read_134 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read57"   --->   Operation 79 'read' 'p_read_134' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%p_read_135 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read56"   --->   Operation 80 'read' 'p_read_135' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "%p_read_136 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read55"   --->   Operation 81 'read' 'p_read_136' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 82 [1/1] (3.63ns)   --->   "%p_read_137 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read54"   --->   Operation 82 'read' 'p_read_137' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 83 [1/1] (3.63ns)   --->   "%p_read_138 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read53"   --->   Operation 83 'read' 'p_read_138' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 84 [1/1] (3.63ns)   --->   "%p_read_139 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read52"   --->   Operation 84 'read' 'p_read_139' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 85 [1/1] (3.63ns)   --->   "%p_read_140 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read51"   --->   Operation 85 'read' 'p_read_140' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 86 [1/1] (3.63ns)   --->   "%p_read_141 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read50"   --->   Operation 86 'read' 'p_read_141' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 87 [1/1] (3.63ns)   --->   "%p_read_142 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read49"   --->   Operation 87 'read' 'p_read_142' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 88 [1/1] (3.63ns)   --->   "%p_read_143 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read48"   --->   Operation 88 'read' 'p_read_143' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 89 [1/1] (3.63ns)   --->   "%p_read_144 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read47"   --->   Operation 89 'read' 'p_read_144' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 90 [1/1] (3.63ns)   --->   "%p_read_145 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read46"   --->   Operation 90 'read' 'p_read_145' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 91 [1/1] (3.63ns)   --->   "%p_read_146 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read45"   --->   Operation 91 'read' 'p_read_146' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 92 [1/1] (3.63ns)   --->   "%p_read_147 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read44"   --->   Operation 92 'read' 'p_read_147' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 93 [1/1] (3.63ns)   --->   "%p_read_148 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read43"   --->   Operation 93 'read' 'p_read_148' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 94 [1/1] (3.63ns)   --->   "%p_read_149 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read42"   --->   Operation 94 'read' 'p_read_149' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 95 [1/1] (3.63ns)   --->   "%p_read_150 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read41"   --->   Operation 95 'read' 'p_read_150' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 96 [1/1] (3.63ns)   --->   "%p_read_151 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read40"   --->   Operation 96 'read' 'p_read_151' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 97 [1/1] (3.63ns)   --->   "%p_read_152 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read39"   --->   Operation 97 'read' 'p_read_152' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 98 [1/1] (3.63ns)   --->   "%p_read_153 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read38"   --->   Operation 98 'read' 'p_read_153' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 99 [1/1] (3.63ns)   --->   "%p_read_154 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read37"   --->   Operation 99 'read' 'p_read_154' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 100 [1/1] (3.63ns)   --->   "%p_read_155 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read36"   --->   Operation 100 'read' 'p_read_155' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 101 [1/1] (3.63ns)   --->   "%p_read_156 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read35"   --->   Operation 101 'read' 'p_read_156' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 102 [1/1] (3.63ns)   --->   "%p_read_157 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read34"   --->   Operation 102 'read' 'p_read_157' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 103 [1/1] (3.63ns)   --->   "%p_read_158 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read33"   --->   Operation 103 'read' 'p_read_158' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 104 [1/1] (3.63ns)   --->   "%p_read_159 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read32"   --->   Operation 104 'read' 'p_read_159' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 105 [1/1] (3.63ns)   --->   "%p_read_160 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read31"   --->   Operation 105 'read' 'p_read_160' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 106 [1/1] (3.63ns)   --->   "%p_read30158 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read30"   --->   Operation 106 'read' 'p_read30158' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 107 [1/1] (3.63ns)   --->   "%p_read_161 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read29"   --->   Operation 107 'read' 'p_read_161' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 108 [1/1] (3.63ns)   --->   "%p_read_162 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read28"   --->   Operation 108 'read' 'p_read_162' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 109 [1/1] (3.63ns)   --->   "%p_read_163 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read27"   --->   Operation 109 'read' 'p_read_163' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 110 [1/1] (3.63ns)   --->   "%p_read_164 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read26"   --->   Operation 110 'read' 'p_read_164' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 111 [1/1] (3.63ns)   --->   "%p_read_165 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read25"   --->   Operation 111 'read' 'p_read_165' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 112 [1/1] (3.63ns)   --->   "%p_read_166 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read24"   --->   Operation 112 'read' 'p_read_166' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 113 [1/1] (3.63ns)   --->   "%p_read_167 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read23"   --->   Operation 113 'read' 'p_read_167' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 114 [1/1] (3.63ns)   --->   "%p_read_168 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read22"   --->   Operation 114 'read' 'p_read_168' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 115 [1/1] (3.63ns)   --->   "%p_read_169 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read21"   --->   Operation 115 'read' 'p_read_169' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 116 [1/1] (3.63ns)   --->   "%p_read20148 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read20"   --->   Operation 116 'read' 'p_read20148' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 117 [1/1] (3.63ns)   --->   "%p_read_170 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read19"   --->   Operation 117 'read' 'p_read_170' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 118 [1/1] (3.63ns)   --->   "%p_read_171 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read18"   --->   Operation 118 'read' 'p_read_171' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 119 [1/1] (3.63ns)   --->   "%p_read_172 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read17"   --->   Operation 119 'read' 'p_read_172' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 120 [1/1] (3.63ns)   --->   "%p_read_173 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read16"   --->   Operation 120 'read' 'p_read_173' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 121 [1/1] (3.63ns)   --->   "%p_read_174 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read15"   --->   Operation 121 'read' 'p_read_174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 122 [1/1] (3.63ns)   --->   "%p_read_175 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read14"   --->   Operation 122 'read' 'p_read_175' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 123 [1/1] (3.63ns)   --->   "%p_read_176 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read13"   --->   Operation 123 'read' 'p_read_176' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 124 [1/1] (3.63ns)   --->   "%p_read_177 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read12"   --->   Operation 124 'read' 'p_read_177' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 125 [1/1] (3.63ns)   --->   "%p_read_178 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read11"   --->   Operation 125 'read' 'p_read_178' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 126 [1/1] (3.63ns)   --->   "%p_read10138 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read10"   --->   Operation 126 'read' 'p_read10138' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 127 [1/1] (3.63ns)   --->   "%p_read9137 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read9"   --->   Operation 127 'read' 'p_read9137' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 128 [1/1] (3.63ns)   --->   "%p_read8136 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read8"   --->   Operation 128 'read' 'p_read8136' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 129 [1/1] (3.63ns)   --->   "%p_read7135 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read7"   --->   Operation 129 'read' 'p_read7135' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 130 [1/1] (3.63ns)   --->   "%p_read6134 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read6"   --->   Operation 130 'read' 'p_read6134' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 131 [1/1] (3.63ns)   --->   "%p_read5133 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read5"   --->   Operation 131 'read' 'p_read5133' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 132 [1/1] (3.63ns)   --->   "%p_read4132 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read4"   --->   Operation 132 'read' 'p_read4132' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 133 [1/1] (3.63ns)   --->   "%p_read3131 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read3"   --->   Operation 133 'read' 'p_read3131' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 134 [1/1] (3.63ns)   --->   "%p_read2130 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read2"   --->   Operation 134 'read' 'p_read2130' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 135 [1/1] (3.63ns)   --->   "%p_read1129 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read1"   --->   Operation 135 'read' 'p_read1129' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 136 [1/1] (3.63ns)   --->   "%p_read128 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_read"   --->   Operation 136 'read' 'p_read128' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%output_4 = alloca i64 1"   --->   Operation 137 'alloca' 'output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%output_3 = alloca i64 1"   --->   Operation 138 'alloca' 'output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%output_2 = alloca i64 1"   --->   Operation 139 'alloca' 'output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%output = alloca i64 1"   --->   Operation 140 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %w1"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln71 = br void %land.lhs.true.1.split.i_ifconv" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 142 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%w1_load = load i2 %w1" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 143 'load' 'w1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.82ns)   --->   "%tmp_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read128, i2 1, i13 %p_read_159, i2 2, i13 %p_read_127, i2 3, i13 %p_read_95, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 144 'sparsemux' 'tmp_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (1.67ns)   --->   "%icmp_ln79 = icmp_slt  i13 %tmp_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 145 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (1.82ns)   --->   "%tmp_i_36 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read1129, i2 1, i13 %p_read_158, i2 2, i13 %p_read_126, i2 3, i13 %p_read_94, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 146 'sparsemux' 'tmp_i_36' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (1.67ns)   --->   "%icmp_ln79_32 = icmp_slt  i13 %tmp_i_36, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 147 'icmp' 'icmp_ln79_32' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.82ns)   --->   "%tmp_1_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read2130, i2 1, i13 %p_read_157, i2 2, i13 %p_read_125, i2 3, i13 %p_read_93, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 148 'sparsemux' 'tmp_1_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (1.67ns)   --->   "%icmp_ln79_33 = icmp_slt  i13 %tmp_1_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 149 'icmp' 'icmp_ln79_33' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (1.82ns)   --->   "%tmp_2_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read3131, i2 1, i13 %p_read_156, i2 2, i13 %p_read_124, i2 3, i13 %p_read_92, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 150 'sparsemux' 'tmp_2_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (1.67ns)   --->   "%icmp_ln79_34 = icmp_slt  i13 %tmp_2_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 151 'icmp' 'icmp_ln79_34' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (1.82ns)   --->   "%tmp_3_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read4132, i2 1, i13 %p_read_155, i2 2, i13 %p_read_123, i2 3, i13 %p_read_91, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 152 'sparsemux' 'tmp_3_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.67ns)   --->   "%icmp_ln79_35 = icmp_slt  i13 %tmp_3_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 153 'icmp' 'icmp_ln79_35' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (1.82ns)   --->   "%tmp_4_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read5133, i2 1, i13 %p_read_154, i2 2, i13 %p_read_122, i2 3, i13 %p_read_90, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 154 'sparsemux' 'tmp_4_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (1.67ns)   --->   "%icmp_ln79_36 = icmp_slt  i13 %tmp_4_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 155 'icmp' 'icmp_ln79_36' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (1.82ns)   --->   "%tmp_5_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read6134, i2 1, i13 %p_read_153, i2 2, i13 %p_read_121, i2 3, i13 %p_read_89, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 156 'sparsemux' 'tmp_5_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.67ns)   --->   "%icmp_ln79_37 = icmp_slt  i13 %tmp_5_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 157 'icmp' 'icmp_ln79_37' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.82ns)   --->   "%tmp_6_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read7135, i2 1, i13 %p_read_152, i2 2, i13 %p_read_120, i2 3, i13 %p_read_88, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 158 'sparsemux' 'tmp_6_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (1.67ns)   --->   "%icmp_ln79_38 = icmp_slt  i13 %tmp_6_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 159 'icmp' 'icmp_ln79_38' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (1.82ns)   --->   "%tmp_7_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read8136, i2 1, i13 %p_read_151, i2 2, i13 %p_read_119, i2 3, i13 %p_read_87, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 160 'sparsemux' 'tmp_7_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.67ns)   --->   "%icmp_ln79_39 = icmp_slt  i13 %tmp_7_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 161 'icmp' 'icmp_ln79_39' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (1.82ns)   --->   "%tmp_8_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read9137, i2 1, i13 %p_read_150, i2 2, i13 %p_read_118, i2 3, i13 %p_read_86, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 162 'sparsemux' 'tmp_8_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (1.67ns)   --->   "%icmp_ln79_40 = icmp_slt  i13 %tmp_8_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 163 'icmp' 'icmp_ln79_40' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (1.82ns)   --->   "%tmp_9_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read10138, i2 1, i13 %p_read_149, i2 2, i13 %p_read_117, i2 3, i13 %p_read_85, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 164 'sparsemux' 'tmp_9_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (1.67ns)   --->   "%icmp_ln79_41 = icmp_slt  i13 %tmp_9_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 165 'icmp' 'icmp_ln79_41' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (1.82ns)   --->   "%tmp_10_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_178, i2 1, i13 %p_read_148, i2 2, i13 %p_read_116, i2 3, i13 %p_read_84, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 166 'sparsemux' 'tmp_10_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (1.67ns)   --->   "%icmp_ln79_42 = icmp_slt  i13 %tmp_10_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 167 'icmp' 'icmp_ln79_42' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.82ns)   --->   "%tmp_11_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_177, i2 1, i13 %p_read_147, i2 2, i13 %p_read_115, i2 3, i13 %p_read_83, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 168 'sparsemux' 'tmp_11_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (1.67ns)   --->   "%icmp_ln79_43 = icmp_slt  i13 %tmp_11_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 169 'icmp' 'icmp_ln79_43' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (1.82ns)   --->   "%tmp_12_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_176, i2 1, i13 %p_read_146, i2 2, i13 %p_read_114, i2 3, i13 %p_read_82, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 170 'sparsemux' 'tmp_12_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (1.67ns)   --->   "%icmp_ln79_44 = icmp_slt  i13 %tmp_12_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 171 'icmp' 'icmp_ln79_44' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (1.82ns)   --->   "%tmp_13_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_175, i2 1, i13 %p_read_145, i2 2, i13 %p_read_113, i2 3, i13 %p_read_81, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 172 'sparsemux' 'tmp_13_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.67ns)   --->   "%icmp_ln79_45 = icmp_slt  i13 %tmp_13_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 173 'icmp' 'icmp_ln79_45' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (1.82ns)   --->   "%tmp_14_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_174, i2 1, i13 %p_read_144, i2 2, i13 %p_read_112, i2 3, i13 %p_read_80, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 174 'sparsemux' 'tmp_14_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.67ns)   --->   "%icmp_ln79_46 = icmp_slt  i13 %tmp_14_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 175 'icmp' 'icmp_ln79_46' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (1.82ns)   --->   "%tmp_15_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_173, i2 1, i13 %p_read_143, i2 2, i13 %p_read_111, i2 3, i13 %p_read_79, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 176 'sparsemux' 'tmp_15_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.67ns)   --->   "%icmp_ln79_47 = icmp_slt  i13 %tmp_15_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 177 'icmp' 'icmp_ln79_47' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (1.82ns)   --->   "%tmp_16_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_172, i2 1, i13 %p_read_142, i2 2, i13 %p_read_110, i2 3, i13 %p_read_78, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 178 'sparsemux' 'tmp_16_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (1.67ns)   --->   "%icmp_ln79_48 = icmp_slt  i13 %tmp_16_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 179 'icmp' 'icmp_ln79_48' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (1.82ns)   --->   "%tmp_17_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_171, i2 1, i13 %p_read_141, i2 2, i13 %p_read_109, i2 3, i13 %p_read_77, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 180 'sparsemux' 'tmp_17_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.67ns)   --->   "%icmp_ln79_49 = icmp_slt  i13 %tmp_17_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 181 'icmp' 'icmp_ln79_49' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (1.82ns)   --->   "%tmp_18_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_170, i2 1, i13 %p_read_140, i2 2, i13 %p_read_108, i2 3, i13 %p_read_76, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 182 'sparsemux' 'tmp_18_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (1.67ns)   --->   "%icmp_ln79_50 = icmp_slt  i13 %tmp_18_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 183 'icmp' 'icmp_ln79_50' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (1.82ns)   --->   "%tmp_19_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read20148, i2 1, i13 %p_read_139, i2 2, i13 %p_read_107, i2 3, i13 %p_read_75, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 184 'sparsemux' 'tmp_19_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (1.67ns)   --->   "%icmp_ln79_51 = icmp_slt  i13 %tmp_19_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 185 'icmp' 'icmp_ln79_51' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.82ns)   --->   "%tmp_20_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_169, i2 1, i13 %p_read_138, i2 2, i13 %p_read_106, i2 3, i13 %p_read_74, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 186 'sparsemux' 'tmp_20_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (1.67ns)   --->   "%icmp_ln79_52 = icmp_slt  i13 %tmp_20_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 187 'icmp' 'icmp_ln79_52' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (1.82ns)   --->   "%tmp_21_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_168, i2 1, i13 %p_read_137, i2 2, i13 %p_read_105, i2 3, i13 %p_read_73, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 188 'sparsemux' 'tmp_21_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (1.67ns)   --->   "%icmp_ln79_53 = icmp_slt  i13 %tmp_21_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 189 'icmp' 'icmp_ln79_53' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.82ns)   --->   "%tmp_22_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_167, i2 1, i13 %p_read_136, i2 2, i13 %p_read_104, i2 3, i13 %p_read_72, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 190 'sparsemux' 'tmp_22_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (1.67ns)   --->   "%icmp_ln79_54 = icmp_slt  i13 %tmp_22_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 191 'icmp' 'icmp_ln79_54' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (1.82ns)   --->   "%tmp_23_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_166, i2 1, i13 %p_read_135, i2 2, i13 %p_read_103, i2 3, i13 %p_read_71, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 192 'sparsemux' 'tmp_23_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (1.67ns)   --->   "%icmp_ln79_55 = icmp_slt  i13 %tmp_23_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 193 'icmp' 'icmp_ln79_55' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.82ns)   --->   "%tmp_24_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_165, i2 1, i13 %p_read_134, i2 2, i13 %p_read_102, i2 3, i13 %p_read_70, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 194 'sparsemux' 'tmp_24_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (1.67ns)   --->   "%icmp_ln79_56 = icmp_slt  i13 %tmp_24_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 195 'icmp' 'icmp_ln79_56' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (1.82ns)   --->   "%tmp_25_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_164, i2 1, i13 %p_read_133, i2 2, i13 %p_read_101, i2 3, i13 %p_read_69, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 196 'sparsemux' 'tmp_25_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (1.67ns)   --->   "%icmp_ln79_57 = icmp_slt  i13 %tmp_25_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 197 'icmp' 'icmp_ln79_57' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (1.82ns)   --->   "%tmp_26_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_163, i2 1, i13 %p_read_132, i2 2, i13 %p_read_100, i2 3, i13 %p_read_68, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 198 'sparsemux' 'tmp_26_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (1.67ns)   --->   "%icmp_ln79_58 = icmp_slt  i13 %tmp_26_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 199 'icmp' 'icmp_ln79_58' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (1.82ns)   --->   "%tmp_27_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_162, i2 1, i13 %p_read_131, i2 2, i13 %p_read_99, i2 3, i13 %p_read_67, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 200 'sparsemux' 'tmp_27_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (1.67ns)   --->   "%icmp_ln79_59 = icmp_slt  i13 %tmp_27_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 201 'icmp' 'icmp_ln79_59' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (1.82ns)   --->   "%tmp_28_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_161, i2 1, i13 %p_read_130, i2 2, i13 %p_read_98, i2 3, i13 %p_read_66, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 202 'sparsemux' 'tmp_28_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (1.67ns)   --->   "%icmp_ln79_60 = icmp_slt  i13 %tmp_28_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 203 'icmp' 'icmp_ln79_60' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (1.82ns)   --->   "%tmp_29_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read30158, i2 1, i13 %p_read_129, i2 2, i13 %p_read_97, i2 3, i13 %p_read_65, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 204 'sparsemux' 'tmp_29_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (1.67ns)   --->   "%icmp_ln79_61 = icmp_slt  i13 %tmp_29_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 205 'icmp' 'icmp_ln79_61' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (1.82ns)   --->   "%tmp_30_i = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 %p_read_160, i2 1, i13 %p_read_128, i2 2, i13 %p_read_96, i2 3, i13 %p_read_64, i13 0, i2 %w1_load" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 206 'sparsemux' 'tmp_30_i' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (1.67ns)   --->   "%icmp_ln79_62 = icmp_slt  i13 %tmp_30_i, i13 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 207 'icmp' 'icmp_ln79_62' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (1.56ns)   --->   "%w = add i2 %w1_load, i2 1" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 208 'add' 'w' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (1.56ns)   --->   "%switch_ln81 = switch i2 %w1_load, void %arrayidx1041.case.3.i, i2 0, void %arrayidx1041.case.0.i, i2 1, void %arrayidx1041.case.1.i, i2 2, void %arrayidx1041.case.2.i" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 209 'switch' 'switch_ln81' <Predicate = true> <Delay = 1.56>
ST_1 : Operation 210 [1/1] (1.56ns)   --->   "%icmp_ln71 = icmp_eq  i2 %w1_load, i2 3" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 210 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln71 = store i2 %w, i2 %w1" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 211 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %land.lhs.true.1.split.i_ifconv, void %sign_and_quantize.exit" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 212 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 213 [1/1] (0.69ns)   --->   "%outw = select i1 %icmp_ln79, i32 2147483648, i32 0" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 213 'select' 'outw' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%outw_63 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw, i32 30, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 214 'bitset' 'outw_63' <Predicate = (icmp_ln79_32)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.69ns)   --->   "%outw_64 = select i1 %icmp_ln79_32, i32 %outw_63, i32 %outw" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 215 'select' 'outw_64' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%outw_65 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_64, i32 29, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 216 'bitset' 'outw_65' <Predicate = (icmp_ln79_33)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.69ns)   --->   "%outw_66 = select i1 %icmp_ln79_33, i32 %outw_65, i32 %outw_64" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 217 'select' 'outw_66' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%outw_67 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_66, i32 28, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 218 'bitset' 'outw_67' <Predicate = (icmp_ln79_34)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.69ns)   --->   "%outw_68 = select i1 %icmp_ln79_34, i32 %outw_67, i32 %outw_66" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 219 'select' 'outw_68' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%outw_69 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_68, i32 27, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 220 'bitset' 'outw_69' <Predicate = (icmp_ln79_35)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.69ns)   --->   "%outw_70 = select i1 %icmp_ln79_35, i32 %outw_69, i32 %outw_68" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 221 'select' 'outw_70' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%outw_71 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_70, i32 26, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 222 'bitset' 'outw_71' <Predicate = (icmp_ln79_36)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.69ns)   --->   "%outw_72 = select i1 %icmp_ln79_36, i32 %outw_71, i32 %outw_70" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 223 'select' 'outw_72' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%outw_73 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_72, i32 25, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 224 'bitset' 'outw_73' <Predicate = (icmp_ln79_37)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.69ns)   --->   "%outw_74 = select i1 %icmp_ln79_37, i32 %outw_73, i32 %outw_72" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 225 'select' 'outw_74' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%outw_75 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_74, i32 24, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 226 'bitset' 'outw_75' <Predicate = (icmp_ln79_38)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.69ns)   --->   "%outw_76 = select i1 %icmp_ln79_38, i32 %outw_75, i32 %outw_74" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 227 'select' 'outw_76' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%outw_77 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_76, i32 23, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 228 'bitset' 'outw_77' <Predicate = (icmp_ln79_39)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.69ns)   --->   "%outw_78 = select i1 %icmp_ln79_39, i32 %outw_77, i32 %outw_76" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 229 'select' 'outw_78' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%outw_79 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_78, i32 22, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 230 'bitset' 'outw_79' <Predicate = (icmp_ln79_40)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.69ns)   --->   "%outw_80 = select i1 %icmp_ln79_40, i32 %outw_79, i32 %outw_78" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 231 'select' 'outw_80' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.98>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%outw_81 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_80, i32 21, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 232 'bitset' 'outw_81' <Predicate = (icmp_ln79_41)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.69ns)   --->   "%outw_82 = select i1 %icmp_ln79_41, i32 %outw_81, i32 %outw_80" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 233 'select' 'outw_82' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%outw_83 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_82, i32 20, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 234 'bitset' 'outw_83' <Predicate = (icmp_ln79_42)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.69ns)   --->   "%outw_84 = select i1 %icmp_ln79_42, i32 %outw_83, i32 %outw_82" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 235 'select' 'outw_84' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%outw_85 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_84, i32 19, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 236 'bitset' 'outw_85' <Predicate = (icmp_ln79_43)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.69ns)   --->   "%outw_86 = select i1 %icmp_ln79_43, i32 %outw_85, i32 %outw_84" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 237 'select' 'outw_86' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%outw_87 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_86, i32 18, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 238 'bitset' 'outw_87' <Predicate = (icmp_ln79_44)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.69ns)   --->   "%outw_88 = select i1 %icmp_ln79_44, i32 %outw_87, i32 %outw_86" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 239 'select' 'outw_88' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%outw_89 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_88, i32 17, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 240 'bitset' 'outw_89' <Predicate = (icmp_ln79_45)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.69ns)   --->   "%outw_90 = select i1 %icmp_ln79_45, i32 %outw_89, i32 %outw_88" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 241 'select' 'outw_90' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%outw_91 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_90, i32 16, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 242 'bitset' 'outw_91' <Predicate = (icmp_ln79_46)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.69ns)   --->   "%outw_92 = select i1 %icmp_ln79_46, i32 %outw_91, i32 %outw_90" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 243 'select' 'outw_92' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%outw_93 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_92, i32 15, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 244 'bitset' 'outw_93' <Predicate = (icmp_ln79_47)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.69ns)   --->   "%outw_94 = select i1 %icmp_ln79_47, i32 %outw_93, i32 %outw_92" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 245 'select' 'outw_94' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%outw_95 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_94, i32 14, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 246 'bitset' 'outw_95' <Predicate = (icmp_ln79_48)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.69ns)   --->   "%outw_96 = select i1 %icmp_ln79_48, i32 %outw_95, i32 %outw_94" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 247 'select' 'outw_96' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%outw_97 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_96, i32 13, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 248 'bitset' 'outw_97' <Predicate = (icmp_ln79_49)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.69ns)   --->   "%outw_98 = select i1 %icmp_ln79_49, i32 %outw_97, i32 %outw_96" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 249 'select' 'outw_98' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%outw_99 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_98, i32 12, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 250 'bitset' 'outw_99' <Predicate = (icmp_ln79_50)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.69ns)   --->   "%outw_100 = select i1 %icmp_ln79_50, i32 %outw_99, i32 %outw_98" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 251 'select' 'outw_100' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.98>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%outw_101 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_100, i32 11, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 252 'bitset' 'outw_101' <Predicate = (icmp_ln79_51)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.69ns)   --->   "%outw_102 = select i1 %icmp_ln79_51, i32 %outw_101, i32 %outw_100" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 253 'select' 'outw_102' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%outw_103 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_102, i32 10, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 254 'bitset' 'outw_103' <Predicate = (icmp_ln79_52)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.69ns)   --->   "%outw_104 = select i1 %icmp_ln79_52, i32 %outw_103, i32 %outw_102" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 255 'select' 'outw_104' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%outw_105 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_104, i32 9, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 256 'bitset' 'outw_105' <Predicate = (icmp_ln79_53)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.69ns)   --->   "%outw_106 = select i1 %icmp_ln79_53, i32 %outw_105, i32 %outw_104" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 257 'select' 'outw_106' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%outw_107 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_106, i32 8, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 258 'bitset' 'outw_107' <Predicate = (icmp_ln79_54)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.69ns)   --->   "%outw_108 = select i1 %icmp_ln79_54, i32 %outw_107, i32 %outw_106" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 259 'select' 'outw_108' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%outw_109 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_108, i32 7, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 260 'bitset' 'outw_109' <Predicate = (icmp_ln79_55)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.69ns)   --->   "%outw_110 = select i1 %icmp_ln79_55, i32 %outw_109, i32 %outw_108" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 261 'select' 'outw_110' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%outw_111 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_110, i32 6, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 262 'bitset' 'outw_111' <Predicate = (icmp_ln79_56)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.69ns)   --->   "%outw_112 = select i1 %icmp_ln79_56, i32 %outw_111, i32 %outw_110" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 263 'select' 'outw_112' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%outw_113 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_112, i32 5, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 264 'bitset' 'outw_113' <Predicate = (icmp_ln79_57)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.69ns)   --->   "%outw_114 = select i1 %icmp_ln79_57, i32 %outw_113, i32 %outw_112" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 265 'select' 'outw_114' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%outw_115 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_114, i32 4, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 266 'bitset' 'outw_115' <Predicate = (icmp_ln79_58)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.69ns)   --->   "%outw_116 = select i1 %icmp_ln79_58, i32 %outw_115, i32 %outw_114" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 267 'select' 'outw_116' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%outw_117 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_116, i32 3, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 268 'bitset' 'outw_117' <Predicate = (icmp_ln79_59)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.69ns)   --->   "%outw_118 = select i1 %icmp_ln79_59, i32 %outw_117, i32 %outw_116" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 269 'select' 'outw_118' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%outw_119 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_118, i32 2, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 270 'bitset' 'outw_119' <Predicate = (icmp_ln79_60)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.69ns)   --->   "%outw_120 = select i1 %icmp_ln79_60, i32 %outw_119, i32 %outw_118" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 271 'select' 'outw_120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 272 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [bnn.cpp:72->bnn.cpp:124]   --->   Operation 273 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [bnn.cpp:71->bnn.cpp:124]   --->   Operation 274 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%outw_121 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_120, i32 1, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 275 'bitset' 'outw_121' <Predicate = (icmp_ln79_61)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.69ns)   --->   "%outw_122 = select i1 %icmp_ln79_61, i32 %outw_121, i32 %outw_120" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 276 'select' 'outw_122' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%outw_123 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %outw_122, i32 0, i1 1" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 277 'bitset' 'outw_123' <Predicate = (icmp_ln79_62)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.69ns)   --->   "%outw_124 = select i1 %icmp_ln79_62, i32 %outw_123, i32 %outw_122" [bnn.cpp:79->bnn.cpp:124]   --->   Operation 278 'select' 'outw_124' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %outw_124, i32 %output_3" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 279 'store' 'store_ln81' <Predicate = (w1_load == 2)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx1041.exit.i" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 280 'br' 'br_ln81' <Predicate = (w1_load == 2)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %outw_124, i32 %output_2" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 281 'store' 'store_ln81' <Predicate = (w1_load == 1)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx1041.exit.i" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 282 'br' 'br_ln81' <Predicate = (w1_load == 1)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %outw_124, i32 %output" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 283 'store' 'store_ln81' <Predicate = (w1_load == 0)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx1041.exit.i" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 284 'br' 'br_ln81' <Predicate = (w1_load == 0)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln81 = store i32 %outw_124, i32 %output_4" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 285 'store' 'store_ln81' <Predicate = (w1_load == 3)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx1041.exit.i" [bnn.cpp:81->bnn.cpp:124]   --->   Operation 286 'br' 'br_ln81' <Predicate = (w1_load == 3)> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%output_4_load = load i32 %output_4" [bnn.cpp:124]   --->   Operation 287 'load' 'output_4_load' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%output_3_load = load i32 %output_3" [bnn.cpp:124]   --->   Operation 288 'load' 'output_3_load' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%output_2_load = load i32 %output_2" [bnn.cpp:124]   --->   Operation 289 'load' 'output_2_load' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%output_load = load i32 %output" [bnn.cpp:124]   --->   Operation 290 'load' 'output_load' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node ret_ln124)   --->   "%mrv = insertvalue i128 <undef>, i32 %output_load" [bnn.cpp:124]   --->   Operation 291 'insertvalue' 'mrv' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node ret_ln124)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %output_2_load" [bnn.cpp:124]   --->   Operation 292 'insertvalue' 'mrv_1' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node ret_ln124)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %output_3_load" [bnn.cpp:124]   --->   Operation 293 'insertvalue' 'mrv_2' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node ret_ln124)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %output_4_load" [bnn.cpp:124]   --->   Operation 294 'insertvalue' 'mrv_3' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln124 = ret i128 %mrv_3" [bnn.cpp:124]   --->   Operation 295 'ret' 'ret_ln124' <Predicate = (icmp_ln71)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.140ns
The critical path consists of the following:
	wire read operation ('p_read_95') on port 'p_read96' [161]  (3.634 ns)
	'sparsemux' operation 13 bit ('tmp_i', bnn.cpp:79->bnn.cpp:124) [269]  (1.827 ns)
	'icmp' operation 1 bit ('icmp_ln79', bnn.cpp:79->bnn.cpp:124) [270]  (1.679 ns)

 <State 2>: 6.980ns
The critical path consists of the following:
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [271]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [275]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [279]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [283]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [287]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [291]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [295]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [299]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [303]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [307]  (0.698 ns)

 <State 3>: 6.980ns
The critical path consists of the following:
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [311]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [315]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [319]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [323]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [327]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [331]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [335]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [339]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [343]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [347]  (0.698 ns)

 <State 4>: 6.980ns
The critical path consists of the following:
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [351]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [355]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [359]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [363]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [367]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [371]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [375]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [379]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [383]  (0.698 ns)
	'select' operation 32 bit ('outw', bnn.cpp:79->bnn.cpp:124) [387]  (0.698 ns)

 <State 5>: 1.588ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
