// Seed: 3285634170
module module_0 (
    output tri id_0,
    input tri id_1
    , id_13,
    output supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10,
    input supply0 id_11
);
  wire id_14;
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd13,
    parameter id_5 = 32'd61
) (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 _id_4
    , id_12,
    input tri1 _id_5,
    input wand id_6,
    output supply0 id_7,
    input wor id_8,
    output wor id_9,
    input tri0 id_10
);
  logic [id_4 : 1  -  -1] id_13;
  wire id_14;
  wire id_15;
  assign id_13[-1+:id_5] = "";
  module_0 modCall_1 (
      id_7,
      id_3,
      id_1,
      id_3,
      id_8,
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_3,
      id_0
  );
endmodule
