read_verilog ../top.v
synth -top top
write_simplec -i16 result.out
