# do teste.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module simple_480p
# 
# Top level modules:
# 	simple_480p
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module simple_480p_vlg_sample_tst
# -- Compiling module simple_480p_vlg_check_tst
# -- Compiling module simple_480p_vlg_vec_tst
# 
# Top level modules:
# 	simple_480p_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.simple_480p_vlg_vec_tst 
# Loading work.simple_480p_vlg_vec_tst
# Loading work.simple_480p
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.simple_480p_vlg_sample_tst
# Loading work.simple_480p_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port de :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port hsync :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port sx[2] :: @time = 1000000.000 ps
#      Expected value = 0000000000
#      Real value = 0001100100
# ERROR! Vector Mismatch for output port sx[5] :: @time = 1000000.000 ps
#      Expected value = 0000000000
#      Real value = 0001100100
# ERROR! Vector Mismatch for output port sx[6] :: @time = 1000000.000 ps
#      Expected value = 0000000000
#      Real value = 0001100100
# ERROR! Vector Mismatch for output port vsync :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port sx[0] :: @time = 1010000.000 ps
#      Expected value = 0000000000
#      Real value = 0001100101
# ERROR! Vector Mismatch for output port sx[1] :: @time = 1020000.000 ps
#      Expected value = 0000000000
#      Real value = 0001100110
# ERROR! Vector Mismatch for output port sx[3] :: @time = 1040000.000 ps
#      Expected value = 0000000000
#      Real value = 0001101000
# ERROR! Vector Mismatch for output port sx[4] :: @time = 1120000.000 ps
#      Expected value = 0000000000
#      Real value = 0001110000
# ERROR! Vector Mismatch for output port sx[7] :: @time = 1280000.000 ps
#      Expected value = 0000000000
#      Real value = 0010000000
# ERROR! Vector Mismatch for output port sx[8] :: @time = 2560000.000 ps
#      Expected value = 0000000000
#      Real value = 0100000000
# ERROR! Vector Mismatch for output port sx[9] :: @time = 5120000.000 ps
#      Expected value = 0000000000
#      Real value = 1000000000
# ERROR! Vector Mismatch for output port sy[0] :: @time = 8000000.000 ps
#      Expected value = 0000000000
#      Real value = 0000000001
# ERROR! Vector Mismatch for output port sy[1] :: @time = 16000000.000 ps
#      Expected value = 0000000000
#      Real value = 0000000010
# ERROR! Vector Mismatch for output port sy[2] :: @time = 32000000.000 ps
#      Expected value = 0000000000
#      Real value = 0000000100
# ERROR! Vector Mismatch for output port sy[3] :: @time = 64000000.000 ps
#      Expected value = 0000000000
#      Real value = 0000001000
#          17 mismatched vectors : Simulation failed !
# ** Note: $finish    : teste.vt(603)
#    Time: 100 us  Iteration: 0  Instance: /simple_480p_vlg_vec_tst/tb_out
