INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Downloads/project_10_3/project_10_3.sim/sim_1/synth/func/fact_co_processor_wrapper_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_co_processor_wrapper
INFO: [VRFC 10-311] analyzing module fact_machine_wrapper
INFO: [VRFC 10-311] analyzing module pulse_sync
INFO: [VRFC 10-311] analyzing module pulse_sync_0
INFO: [VRFC 10-311] analyzing module pulse_sync_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sim_1/new/fact_co_processor_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_co_processor_wrapper_tb
