Pallab Dasgupta
----------
Professor
----------

----------
                                                                    
                                                                        
Dean, SRIC

----------
pallab@cse.iitkgp.ernet.in                                                                         
----------
+91-3222-283470                                                                         
----------
 
     
         
            
                 Fellow of INAE 
            
                 Fellow of Indian Academy of Sc 
            
                 IESA Technomentor Award 2012 
            
                 INAE Young Engineer Medal 2002 
            
                 INSA YoungScientist Medal 1999 
----------
Proving the correctness of safety critical systems using formal methods is one of the exciting areas in Computer Science. The Formal Verification and CAD Research Group, IIT Kharagpur is one of the leading groups in the world in this area, known for its wide range of contributions in CAD for verification of VLSI circuits, automated control systems, networks, and embedded software. The group has collaborated with many leading industries including Intel, IBM, Synopsys, Google, Motors, Indian Railways, National Semiconductors, Hindustan Aeronautics, and Semiconductor Research Corporation.
----------
  
                                                
                                                    
                                                           
                                                            Formal Verification of Architectural Power Intent   by  
                                                            A.Hazra, S.Goyal, Pallab Dasgupta and A. Pal  
                                                            IEEE Transactions on VLSI Systems 
                                                            Vol 21, No 3, 
                                                              78-91  
                                                            (2013)

                                                         
                                                    
                                                           
                                                            Parametric Analysis of Real Time Response Guarantees on Interacting Software Components   by  
                                                            M.Dixit, S.Ramesh, Pallab Dasgupta  
                                                            US PATENT No: US 8,082,140 
                                                            Dec 20 
                                                                
                                                            (2011)

                                                         
                                                    
                                                           
                                                            Formal Interpretation of Assertion Based Features on AMS Designs   by  
                                                            Antonio A Bruto Da Costa, Pallab Dasgupta  
                                                            IEEE Design and Test 
                                                            Vol 32, No 1, 
                                                              9-17  
                                                            (2015)

                                                         
                                                    
                                                           
                                                            A Roadmap for Formal Property Verification   by  
                                                            Pallab Dasgupta  
                                                            Springer 
                                                             
                                                                
                                                            (2006)

                                                         
                                                    
                                                           
                                                            Formal Hardware/Software Co-Verification of Embedded Power Controllers   by  
                                                            Pallab Dasgupta, M.K. Srivas, R.Mukherjee  
                                                            IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 
                                                            Vol 32, No 12, 
                                                              2025-2029  
                                                            (2014)

                                                         
                                                    
                                                           
                                                            Instrumenting AMS Assertion Verification on Commercial Platforms   by  
                                                            R.Mukhopadhyay, S. K. Panda, Pallab Dasgupta, John Gough  
                                                            ACM Transactions on Design Automation of Electronic Systems 
                                                            Vol 14, No 2, 
                                                              21:1-21:47  
                                                            (2009)

                                                         
                                                    
                                                           
                                                            Counterexample Ranking Using Mined Invariants   by  
                                                            S.Mitra, A.Banerjee, Pallab Dasgupta, Harish Kumar  
                                                            IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 
                                                            Vol 32, No 12, 
                                                              1978-1991  
                                                            (2013)

                                                         
                                                    
                                                           
                                                            CHASSIS: A Platform for Verifying PMU Integration using Auto-Generated Behavioral Models   by  
                                                            A.Ain, D.Pal, Pallab Dasgupta, S.Mukhopadhyay, R. Mukhopadhyay, John Gough  
                                                            ACM Transactions on Design Automation of Electronic Systems 
                                                            Vol 16, No 3, 
                                                                
                                                            (2011)

                                                         
                                                    
                                                           
                                                            Auxiliary Specifications for Context-Sensitive Monitoring of AMS assertions   by  
                                                            S.Mukherjee, Pallab Dasgupta, S. Mukhopadhyay  
                                                            IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 
                                                            Vol 30, No 10, 
                                                              1446-1457  
                                                            (2011)

                                                         
                                                    
                                                
                                             
----------
 
                                                
                                                    
                                                           
                                                            Artificial intelligence for societal needs: knowledge discovery and intelligent decision making for solving problems in Indian context related to energy, climate, water, disaster management and traffic&nbsp; IIT KHARAGPUR 
                                                         
                                                    
                                                           
                                                            Decoding and exploring ancient classification of Indian music through machine learning method and audience response&nbsp; MHRD 
                                                         
                                                    
                                                           
                                                            FMSAFE: A Networked Centre for Formal Methods in Validation and Certification Procededures for Safety - Critical ICT Systems&nbsp; Ministry of Human Resource Development, Department of Higher Education, Government of India 
                                                         
                                                    
                                                           
                                                            FMSAFE: A Networked Centre for Formal Methods in Validation and Certification Procededures for Safety - Critical ICT Systems at IIT Kharagpur&nbsp; Ministry of Railways 
                                                         
                                                    
                                                           
                                                            Formal Methods for Verification of Power Management in Mixed Signal Designs&nbsp; INTEL CORPORATION, USA. 
                                                         
                                                    
                                                           
                                                            GENERAL MOTORS ECS CRL FOR EDUCATION&nbsp; General Motors Technical Centre India Pvt. Ltd. 
                                                         
                                                    
                                                           
                                                            Intel embedded innovation lablet&nbsp; Intel Semiconductor (US) Limited 
                                                         
                                                    
                                                           
                                                            Intelligent tools for smart electrical grids&nbsp; MHRD 
                                                         
                                                    
                                                           
                                                            Opened &amp; Intelligent Plug-in Hybrid Electric Vehicle (PHEV) Technologies for Smart Indian Cities&nbsp; Tata Motors Limited 
                                                         
                                                    
                                                           
                                                            SANDHI, Science -Technology &amp; Culture - Heritage Interface by IIT Kharagpur&nbsp; MHRD 
                                                         
                                                    
                                                           
                                                            SYNOPSYS CAD LABORATORY PROJECTS&nbsp; Synopsys (India) Pvt.Ltd. 
                                                         
                                                    
                                                           
                                                            Synthesizing test programs as directed test families for incremental CPU validation&nbsp; INTEL TECHNOLOGY INDIA PVT. LTD. 
                                                         
                                                    
                                                           
                                                            To develop a scientific rationale of IELS (Indo-European Langauge Systems) applying a) Computational Linguistics &amp; b) Cognitive Geo-spatial mapping approaches&nbsp; MHRD 
                                                         
                                                    
                                                           
                                                            To Establish linkages between Iconographic Re-Interpretation of architecture &amp; engineering patterns of Pre-Buddhist/Vedic &amp; Buddhist periods&nbsp; MHRD 
                                                         
                                                    
                                                 
                                             


                                                 
                                            

                                             
                                             
                                                
                                                    
                                                    
                                                    
                                                        
                                                        
                                                            
                                                            
                                                            
                                                                Ph.D.  Students   
                                                        
                                                        
                                                           
                                                            Antara Ain 
                                                             Area of Research:   Validation and Verification of Dynamical Systems 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Sumana Ghosh 
                                                             Area of Research:   Formal Verification 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Rajorshee Raha 
                                                             Area of Research:   Validation of Embedded Real Time Control 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Rajib Lochan Jana 
                                                             Area of Research:   Formal Fethods for Embedded System Design 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Pradeep R 
                                                             Area of Research:   Music Signal Processing 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Bruto Da Costa Antonio Anastasio 
                                                             Area of Research:   Formal Verification 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Sudipa Mandal 
                                                             Area of Research:   Formal Verification 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Thakkar Jay Ashwinbhai 
                                                             Area of Research:   Formal Verification 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Bhushan Govind Naware 
                                                             Area of Research:   Formal Verification 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                        
                                                           
                                                            Sayandeep Saha 
                                                             Area of Research:   Formal Methods in Cryptography 
                                                         
                                                        
                                                    
                                                        
                                                        
                                                            
                                                            
                                                             
                                                                MS  Students   
                                                        
                                                        
                                                           
                                                            Sayandeep Sanyal 
                                                             Area of Research:   Formal Verification 
                                                         
                                                        
                                                    
                                                 
                                             
                                            
                                            
                                         
                                     
                                 
                             
                         
                          
                     

                 
             
         
----------
End of parsing 
