{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548745447797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548745447802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 29 16:04:07 2019 " "Processing started: Tue Jan 29 16:04:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548745447802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548745447802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L17_RAM -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L17_RAM -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548745447802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548745448722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548745448722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "C:/MyPrj/L17_RAM/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548745462489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548745462489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 3 3 " "Found 3 design units, including 3 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_ram " "Found entity 1: m_ram" {  } { { "RAM.v" "" { Text "C:/MyPrj/L17_RAM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548745462489 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_chattering " "Found entity 2: m_chattering" {  } { { "RAM.v" "" { Text "C:/MyPrj/L17_RAM/RAM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548745462489 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_seven_segment " "Found entity 3: m_seven_segment" {  } { { "RAM.v" "" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548745462489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548745462489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548745462558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_chattering m_chattering:u0 " "Elaborating entity \"m_chattering\" for hierarchy \"m_chattering:u0\"" {  } { { "TopModule.v" "u0" { Text "C:/MyPrj/L17_RAM/TopModule.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548745462574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RAM.v(21) " "Verilog HDL assignment warning at RAM.v(21): truncated value with size 32 to match size of target (16)" {  } { { "RAM.v" "" { Text "C:/MyPrj/L17_RAM/RAM.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548745462574 "|TopModule|m_chattering:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_ram m_ram:u1 " "Elaborating entity \"m_ram\" for hierarchy \"m_ram:u1\"" {  } { { "TopModule.v" "u1" { Text "C:/MyPrj/L17_RAM/TopModule.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548745462590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_segment m_seven_segment:s0 " "Elaborating entity \"m_seven_segment\" for hierarchy \"m_seven_segment:s0\"" {  } { { "TopModule.v" "s0" { Text "C:/MyPrj/L17_RAM/TopModule.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548745462627 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[7\] HEX0\[7\] " "Net \"HEX0\[7\]\", which fans out to \"HEX0\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[7\] " "Net is fed by \"m_seven_segment:s0\|odat\[7\]\"" {  } { { "RAM.v" "odat\[7\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[7\] " "Net is fed by \"m_seven_segment:s1\|odat\[7\]\"" {  } { { "RAM.v" "odat\[7\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[7\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[6\] " "Net is fed by \"m_seven_segment:s0\|odat\[6\]\"" {  } { { "RAM.v" "odat\[6\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[6\] " "Net is fed by \"m_seven_segment:s1\|odat\[6\]\"" {  } { { "RAM.v" "odat\[6\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[6\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[5\] " "Net is fed by \"m_seven_segment:s0\|odat\[5\]\"" {  } { { "RAM.v" "odat\[5\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[5\] " "Net is fed by \"m_seven_segment:s1\|odat\[5\]\"" {  } { { "RAM.v" "odat\[5\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[5\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[4\] " "Net is fed by \"m_seven_segment:s0\|odat\[4\]\"" {  } { { "RAM.v" "odat\[4\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[4\] " "Net is fed by \"m_seven_segment:s1\|odat\[4\]\"" {  } { { "RAM.v" "odat\[4\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[4\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[3\] " "Net is fed by \"m_seven_segment:s0\|odat\[3\]\"" {  } { { "RAM.v" "odat\[3\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[3\] " "Net is fed by \"m_seven_segment:s1\|odat\[3\]\"" {  } { { "RAM.v" "odat\[3\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[3\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[2\] " "Net is fed by \"m_seven_segment:s0\|odat\[2\]\"" {  } { { "RAM.v" "odat\[2\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[2\] " "Net is fed by \"m_seven_segment:s1\|odat\[2\]\"" {  } { { "RAM.v" "odat\[2\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[2\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[1\] " "Net is fed by \"m_seven_segment:s0\|odat\[1\]\"" {  } { { "RAM.v" "odat\[1\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[1\] " "Net is fed by \"m_seven_segment:s1\|odat\[1\]\"" {  } { { "RAM.v" "odat\[1\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[1\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s0\|odat\[0\] " "Net is fed by \"m_seven_segment:s0\|odat\[0\]\"" {  } { { "RAM.v" "odat\[0\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "m_seven_segment:s1\|odat\[0\] " "Net is fed by \"m_seven_segment:s1\|odat\[0\]\"" {  } { { "RAM.v" "odat\[0\]" { Text "C:/MyPrj/L17_RAM/RAM.v" 34 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1548745462812 ""}  } { { "TopModule.v" "HEX0\[0\]" { Text "C:/MyPrj/L17_RAM/TopModule.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1548745462812 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548745462912 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 29 16:04:22 2019 " "Processing ended: Tue Jan 29 16:04:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548745462912 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548745462912 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548745462912 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548745462912 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 34 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 34 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548745463587 ""}
