# compile vhdl design source files
vhdl xbip_utils_v3_0_5  "../../../project_cg.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_1  "../../../project_cg.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../project_cg.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_dsp48_multadd_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_multadd_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../project_cg.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd"
vhdl mult_gen_v12_0_10  "../../../project_cg.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_10  "../../../project_cg.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd"
vhdl floating_point_v7_1_1  "../../../project_cg.ip_user_files/ipstatic/floating_point_v7_1_1/hdl/floating_point_v7_1_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../project_cg.srcs/sources_1/ip/floating_point_1_1/sim/floating_point_1.vhd"
vhdl xil_defaultlib  "../../../project_cg.srcs/sources_1/ip/floating_point_0_1/sim/floating_point_0.vhd"
vhdl xil_defaultlib  "../../../project_cg.srcs/sources_1/ip/vect_float_sub/sim/vect_float_sub.vhd"
vhdl xil_defaultlib  "../../../project_cg.srcs/sources_1/ip/scalar_float_division/sim/scalar_float_division.vhd"
vhdl fifo_generator_v13_0_1  "../../../project_cg.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_1  "../../../project_cg.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd"
vhdl xil_defaultlib  "../../../project_cg.srcs/sources_1/ip/fifo_matrix_A/sim/fifo_matrix_A.vhd"
vhdl xil_defaultlib  "../../../project_cg.srcs/sources_1/ip/ephsilon_mult/sim/ephsilon_mult.vhd"

# Do not sort compile order
nosort
