--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf -ucf
top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! buffer_ent/state1                 SLICE_X7Y7.B      SLICE_X7Y7.B3    !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2343 paths analyzed, 734 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.805ns.
--------------------------------------------------------------------------------

Paths for end point debounce_unit/state_reg_FSM_FFd1 (SLICE_X16Y28.AX), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_1 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.760ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_1 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.BQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_1
    SLICE_X18Y25.B1      net (fanout=3)        0.746   debounce_unit/q_reg<1>
    SLICE_X18Y25.COUT    Topcyb                0.448   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<1>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.AMUX    Tcina                 0.210   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X16Y28.D1      net (fanout=2)        1.069   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<16>
    SLICE_X16Y28.D       Tilo                  0.254   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0
    SLICE_X17Y28.A1      net (fanout=2)        0.672   N67
    SLICE_X17Y28.A       Tilo                  0.259   debounce_unit/state_reg_FSM_FFd1_1
                                                       debounce_unit/state_reg_FSM_FFd1-In1
    SLICE_X16Y28.AX      net (fanout=1)        0.302   debounce_unit/state_reg_FSM_FFd1-In
    SLICE_X16Y28.CLK     Tdick                 0.085   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (1.959ns logic, 2.801ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_0 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.751ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_0 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.AQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_0
    SLICE_X18Y25.A2      net (fanout=3)        0.713   debounce_unit/q_reg<0>
    SLICE_X18Y25.COUT    Topcya                0.472   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/q_reg<0>_rt
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.AMUX    Tcina                 0.210   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X16Y28.D1      net (fanout=2)        1.069   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<16>
    SLICE_X16Y28.D       Tilo                  0.254   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0
    SLICE_X17Y28.A1      net (fanout=2)        0.672   N67
    SLICE_X17Y28.A       Tilo                  0.259   debounce_unit/state_reg_FSM_FFd1_1
                                                       debounce_unit/state_reg_FSM_FFd1-In1
    SLICE_X16Y28.AX      net (fanout=1)        0.302   debounce_unit/state_reg_FSM_FFd1-In
    SLICE_X16Y28.CLK     Tdick                 0.085   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.983ns logic, 2.768ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_2 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_2 to debounce_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.CQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_2
    SLICE_X18Y25.C1      net (fanout=3)        0.741   debounce_unit/q_reg<2>
    SLICE_X18Y25.COUT    Topcyc                0.325   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<2>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.AMUX    Tcina                 0.210   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X16Y28.D1      net (fanout=2)        1.069   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<16>
    SLICE_X16Y28.D       Tilo                  0.254   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0
    SLICE_X17Y28.A1      net (fanout=2)        0.672   N67
    SLICE_X17Y28.A       Tilo                  0.259   debounce_unit/state_reg_FSM_FFd1_1
                                                       debounce_unit/state_reg_FSM_FFd1-In1
    SLICE_X16Y28.AX      net (fanout=1)        0.302   debounce_unit/state_reg_FSM_FFd1-In
    SLICE_X16Y28.CLK     Tdick                 0.085   irq_manager/irq_r<0>
                                                       debounce_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.836ns logic, 2.796ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point irq_manager/irq_r_0 (SLICE_X16Y28.C2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_1 (FF)
  Destination:          irq_manager/irq_r_0 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.645ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_1 to irq_manager/irq_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.BQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_1
    SLICE_X18Y25.B1      net (fanout=3)        0.746   debounce_unit/q_reg<1>
    SLICE_X18Y25.COUT    Topcyb                0.448   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<1>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CMUX    Tcinc                 0.289   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X17Y27.C5      net (fanout=2)        0.651   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<18>
    SLICE_X17Y27.C       Tilo                  0.259   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>2
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW1
    SLICE_X16Y28.C2      net (fanout=1)        1.198   N69
    SLICE_X16Y28.CLK     Tas                   0.339   irq_manager/irq_r<0>
                                                       debounce_unit/Mmux_db_tick11
                                                       irq_manager/irq_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (2.038ns logic, 2.607ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_0 (FF)
  Destination:          irq_manager/irq_r_0 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.636ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_0 to irq_manager/irq_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.AQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_0
    SLICE_X18Y25.A2      net (fanout=3)        0.713   debounce_unit/q_reg<0>
    SLICE_X18Y25.COUT    Topcya                0.472   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/q_reg<0>_rt
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CMUX    Tcinc                 0.289   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X17Y27.C5      net (fanout=2)        0.651   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<18>
    SLICE_X17Y27.C       Tilo                  0.259   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>2
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW1
    SLICE_X16Y28.C2      net (fanout=1)        1.198   N69
    SLICE_X16Y28.CLK     Tas                   0.339   irq_manager/irq_r<0>
                                                       debounce_unit/Mmux_db_tick11
                                                       irq_manager/irq_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (2.062ns logic, 2.574ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_2 (FF)
  Destination:          irq_manager/irq_r_0 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.517ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_2 to irq_manager/irq_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.CQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_2
    SLICE_X18Y25.C1      net (fanout=3)        0.741   debounce_unit/q_reg<2>
    SLICE_X18Y25.COUT    Topcyc                0.325   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<2>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CMUX    Tcinc                 0.289   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X17Y27.C5      net (fanout=2)        0.651   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<18>
    SLICE_X17Y27.C       Tilo                  0.259   debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>2
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW1
    SLICE_X16Y28.C2      net (fanout=1)        1.198   N69
    SLICE_X16Y28.CLK     Tas                   0.339   irq_manager/irq_r<0>
                                                       debounce_unit/Mmux_db_tick11
                                                       irq_manager/irq_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (1.915ns logic, 2.602ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point debounce_unit/state_reg_FSM_FFd1_1 (SLICE_X17Y28.A1), 93 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_1 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.487ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_1 to debounce_unit/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.BQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_1
    SLICE_X18Y25.B1      net (fanout=3)        0.746   debounce_unit/q_reg<1>
    SLICE_X18Y25.COUT    Topcyb                0.448   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<1>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.AMUX    Tcina                 0.210   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X16Y28.D1      net (fanout=2)        1.069   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<16>
    SLICE_X16Y28.D       Tilo                  0.254   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0
    SLICE_X17Y28.A1      net (fanout=2)        0.672   N67
    SLICE_X17Y28.CLK     Tas                   0.373   debounce_unit/state_reg_FSM_FFd1_1
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.988ns logic, 2.499ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_0 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.478ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_0 to debounce_unit/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.AQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_0
    SLICE_X18Y25.A2      net (fanout=3)        0.713   debounce_unit/q_reg<0>
    SLICE_X18Y25.COUT    Topcya                0.472   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/q_reg<0>_rt
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.AMUX    Tcina                 0.210   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X16Y28.D1      net (fanout=2)        1.069   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<16>
    SLICE_X16Y28.D       Tilo                  0.254   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0
    SLICE_X17Y28.A1      net (fanout=2)        0.672   N67
    SLICE_X17Y28.CLK     Tas                   0.373   debounce_unit/state_reg_FSM_FFd1_1
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (2.012ns logic, 2.466ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit/q_reg_2 (FF)
  Destination:          debounce_unit/state_reg_FSM_FFd1_1 (FF)
  Requirement:          10.526ns
  Data Path Delay:      4.359ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.294 - 0.304)
  Source Clock:         ext_clk_BUFGP rising at 0.000ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_unit/q_reg_2 to debounce_unit/state_reg_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.CQ      Tcko                  0.430   debounce_unit/q_reg<3>
                                                       debounce_unit/q_reg_2
    SLICE_X18Y25.C1      net (fanout=3)        0.741   debounce_unit/q_reg<2>
    SLICE_X18Y25.COUT    Topcyc                0.325   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_lut<2>_INV_0
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<3>
    SLICE_X18Y26.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<7>
    SLICE_X18Y27.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<11>
    SLICE_X18Y28.COUT    Tbyp                  0.091   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<15>
    SLICE_X18Y29.AMUX    Tcina                 0.210   debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
                                                       debounce_unit/Msub_GND_5_o_GND_5_o_sub_12_OUT<20:0>_cy<19>
    SLICE_X16Y28.D1      net (fanout=2)        1.069   debounce_unit/GND_5_o_GND_5_o_sub_12_OUT<16>
    SLICE_X16Y28.D       Tilo                  0.254   irq_manager/irq_r<0>
                                                       debounce_unit/q_next[20]_GND_5_o_equal_6_o<20>35_SW0
    SLICE_X17Y28.A1      net (fanout=2)        0.672   N67
    SLICE_X17Y28.CLK     Tas                   0.373   debounce_unit/state_reg_FSM_FFd1_1
                                                       debounce_unit/state_reg_FSM_FFd1-In1
                                                       debounce_unit/state_reg_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.865ns logic, 2.494ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point irq_manager/readdata_7 (SLICE_X17Y6.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               irq_manager/readdata_7 (FF)
  Destination:          irq_manager/readdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: irq_manager/readdata_7 to irq_manager/readdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y6.DQ       Tcko                  0.198   irq_manager/readdata<7>
                                                       irq_manager/readdata_7
    SLICE_X17Y6.D6       net (fanout=2)        0.024   irq_manager/readdata<7>
    SLICE_X17Y6.CLK      Tah         (-Th)    -0.215   irq_manager/readdata<7>
                                                       irq_manager/readdata_7_dpot
                                                       irq_manager/readdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point irq_manager/readdata_15 (SLICE_X15Y8.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               irq_manager/readdata_15 (FF)
  Destination:          irq_manager/readdata_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: irq_manager/readdata_15 to irq_manager/readdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.DQ       Tcko                  0.198   irq_manager/readdata<15>
                                                       irq_manager/readdata_15
    SLICE_X15Y8.D6       net (fanout=2)        0.028   irq_manager/readdata<15>
    SLICE_X15Y8.CLK      Tah         (-Th)    -0.215   irq_manager/readdata<15>
                                                       irq_manager/readdata_15_dpot
                                                       irq_manager/readdata_15
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point debounce_unit/q_reg_7 (SLICE_X17Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_unit/q_reg_7 (FF)
  Destination:          debounce_unit/q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ext_clk_BUFGP rising at 10.526ns
  Destination Clock:    ext_clk_BUFGP rising at 10.526ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_unit/q_reg_7 to debounce_unit/q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.DQ      Tcko                  0.198   debounce_unit/q_reg<7>
                                                       debounce_unit/q_reg_7
    SLICE_X17Y26.D6      net (fanout=3)        0.031   debounce_unit/q_reg<7>
    SLICE_X17Y26.CLK     Tah         (-Th)    -0.215   debounce_unit/q_reg<7>
                                                       debounce_unit/Mmux_q_next191
                                                       debounce_unit/q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ext_clk = PERIOD TIMEGRP "ext_clk" 10.5263 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.956ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buffer_ent/mem_ent/Mram_ram/CLKAWRCLK
  Logical resource: buffer_ent/mem_ent/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X1Y3.CLKAWRCLK
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.860ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ext_clk_BUFGP/BUFG/I0
  Logical resource: ext_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: ext_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 10.046ns (period - min period limit)
  Period: 10.526ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rw_cnt_ent/w_counter<3>/CLK
  Logical resource: rw_cnt_ent/w_counter_0/CK
  Location pin: SLICE_X4Y7.CLK
  Clock network: ext_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ext_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ext_clk        |    4.805|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2343 paths, 0 nets, and 643 connections

Design statistics:
   Minimum period:   4.805ns{1}   (Maximum frequency: 208.117MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 16 21:42:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



