

================================================================
== Vitis HLS Report for 'read_data_1'
================================================================
* Date:           Wed Dec 14 18:56:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        krnl_helm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.44 ns|  3.244 ns|     1.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3009|     3009|  13.372 us|  13.372 us|  3009|  3009|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_read_data_1_Pipeline_VITIS_LOOP_17_1_fu_117  |read_data_1_Pipeline_VITIS_LOOP_17_1  |      124|      124|  0.551 us|  0.551 us|   124|   124|       no|
        |grp_read_data_1_Pipeline_VITIS_LOOP_24_2_fu_126  |read_data_1_Pipeline_VITIS_LOOP_24_2  |     1334|     1334|  5.928 us|  5.928 us|  1334|  1334|       no|
        |grp_read_data_1_Pipeline_VITIS_LOOP_31_3_fu_135  |read_data_1_Pipeline_VITIS_LOOP_31_3  |     1334|     1334|  5.928 us|  5.928 us|  1334|  1334|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      303|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      239|      312|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1519|    -|
|Register             |        -|     -|      438|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      677|     2134|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+----+----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+----+----+-----+
    |mul_32s_13ns_32_1_1_U12                          |mul_32s_13ns_32_1_1                   |        0|   2|   0|  20|    0|
    |grp_read_data_1_Pipeline_VITIS_LOOP_17_1_fu_117  |read_data_1_Pipeline_VITIS_LOOP_17_1  |        0|   0|  77|  94|    0|
    |grp_read_data_1_Pipeline_VITIS_LOOP_24_2_fu_126  |read_data_1_Pipeline_VITIS_LOOP_24_2  |        0|   0|  81|  99|    0|
    |grp_read_data_1_Pipeline_VITIS_LOOP_31_3_fu_135  |read_data_1_Pipeline_VITIS_LOOP_31_3  |        0|   0|  81|  99|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+----+-----+
    |Total                                            |                                      |        0|   2| 239| 312|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add25_fu_219_p2        |         +|   0|  0|  39|          32|          11|
    |add8_fu_187_p2         |         +|   0|  0|  39|          32|           7|
    |add_ln17_fu_161_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln24_fu_204_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln31_fu_236_p2     |         +|   0|  0|  71|          64|          64|
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 303|         262|         215|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+------+-----------+-----+-----------+
    |         Name         |  LUT | Input Size| Bits| Total Bits|
    +----------------------+------+-----------+-----+-----------+
    |D0_buf5_write         |     9|          2|    1|          2|
    |S0_buf4_write         |     9|          2|    1|          2|
    |ap_NS_fsm             |  1162|        219|    1|        219|
    |ap_done               |     9|          2|    1|          2|
    |count_c_blk_n         |     9|          2|    1|          2|
    |gmem0_blk_n_AR        |     9|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |    37|          7|   64|        448|
    |m_axi_gmem0_ARBURST   |    20|          4|    2|          8|
    |m_axi_gmem0_ARCACHE   |    20|          4|    4|         16|
    |m_axi_gmem0_ARID      |    20|          4|    1|          4|
    |m_axi_gmem0_ARLEN     |    31|          6|   32|        192|
    |m_axi_gmem0_ARLOCK    |    20|          4|    2|          8|
    |m_axi_gmem0_ARPROT    |    20|          4|    3|         12|
    |m_axi_gmem0_ARQOS     |    20|          4|    4|         16|
    |m_axi_gmem0_ARREGION  |    20|          4|    4|         16|
    |m_axi_gmem0_ARSIZE    |    20|          4|    3|         12|
    |m_axi_gmem0_ARUSER    |    20|          4|    1|          4|
    |m_axi_gmem0_ARVALID   |    26|          5|    1|          5|
    |m_axi_gmem0_RREADY    |    20|          4|    1|          4|
    |real_start            |     9|          2|    1|          2|
    |u0_buf6_write         |     9|          2|    1|          2|
    +----------------------+------+-----------+-----+-----------+
    |Total                 |  1519|        291|  130|        978|
    +----------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                     |  218|   0|  218|          0|
    |ap_done_reg                                                   |    1|   0|    1|          0|
    |grp_read_data_1_Pipeline_VITIS_LOOP_17_1_fu_117_ap_start_reg  |    1|   0|    1|          0|
    |grp_read_data_1_Pipeline_VITIS_LOOP_24_2_fu_126_ap_start_reg  |    1|   0|    1|          0|
    |grp_read_data_1_Pipeline_VITIS_LOOP_31_3_fu_135_ap_start_reg  |    1|   0|    1|          0|
    |mul_reg_271                                                   |   32|   0|   32|          0|
    |start_once_reg                                                |    1|   0|    1|          0|
    |trunc_ln1_reg_295                                             |   61|   0|   61|          0|
    |trunc_ln2_reg_301                                             |   61|   0|   61|          0|
    |trunc_ln_reg_284                                              |   61|   0|   61|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  438|   0|  438|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|   read_data.1|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_ext_blocking_n       |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_str_blocking_n       |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|ap_int_blocking_n       |  out|    1|  ap_ctrl_hs|   read_data.1|  return value|
|m_axi_gmem0_AWVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR      |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN       |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE      |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT      |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB       |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR      |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN       |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE      |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT      |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA       |   in|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM    |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP       |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP       |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER       |   in|    1|       m_axi|         gmem0|       pointer|
|in_r                    |   in|   64|     ap_none|          in_r|        scalar|
|S0_buf4_din             |  out|   64|     ap_fifo|       S0_buf4|       pointer|
|S0_buf4_num_data_valid  |   in|    8|     ap_fifo|       S0_buf4|       pointer|
|S0_buf4_fifo_cap        |   in|    8|     ap_fifo|       S0_buf4|       pointer|
|S0_buf4_full_n          |   in|    1|     ap_fifo|       S0_buf4|       pointer|
|S0_buf4_write           |  out|    1|     ap_fifo|       S0_buf4|       pointer|
|D0_buf5_din             |  out|   64|     ap_fifo|       D0_buf5|       pointer|
|D0_buf5_num_data_valid  |   in|   12|     ap_fifo|       D0_buf5|       pointer|
|D0_buf5_fifo_cap        |   in|   12|     ap_fifo|       D0_buf5|       pointer|
|D0_buf5_full_n          |   in|    1|     ap_fifo|       D0_buf5|       pointer|
|D0_buf5_write           |  out|    1|     ap_fifo|       D0_buf5|       pointer|
|u0_buf6_din             |  out|   64|     ap_fifo|       u0_buf6|       pointer|
|u0_buf6_num_data_valid  |   in|   12|     ap_fifo|       u0_buf6|       pointer|
|u0_buf6_fifo_cap        |   in|   12|     ap_fifo|       u0_buf6|       pointer|
|u0_buf6_full_n          |   in|    1|     ap_fifo|       u0_buf6|       pointer|
|u0_buf6_write           |  out|    1|     ap_fifo|       u0_buf6|       pointer|
|count                   |   in|   32|     ap_none|         count|        scalar|
|count_c_din             |  out|   32|     ap_fifo|       count_c|       pointer|
|count_c_num_data_valid  |   in|    3|     ap_fifo|       count_c|       pointer|
|count_c_fifo_cap        |   in|    3|     ap_fifo|       count_c|       pointer|
|count_c_full_n          |   in|    1|     ap_fifo|       count_c|       pointer|
|count_c_write           |  out|    1|     ap_fifo|       count_c|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

