library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity beq is
  port(
    V1      	: in  std_logic_vector(31 downto 0);
	 V2      	: in  std_logic_vector(31 downto 0);
	 F_out      : in  std_logic_vector(31 downto 0)
	 );
end beq;

architecture behavioral of beq is
begin
  process ( clk) is
  begin
     if (RSV = RTV) then
			PC_out <= PC_in + 4 + 4 * to_integer(signed(IMM));
      else
			PC_out <= PC_in + 4;    
		end if;
  end process;

end behavioral;