+====================+===================+=======================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                   |
+====================+===================+=======================================================================================================================================================+
| mmcm_clk_0_s       | mmcm_clk_0_s      | design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][183]_srl8/D                                                                                |
| mmcm_clk_0_s       | mmcm_clk_0_s      | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D  |
| mmcm_clk_0_s       | mmcm_clk_0_s      | design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D |
| mmcm_clk_0_s       | mmcm_clk_0_s      | design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][72]_srl8_srlopt/D                                                                          |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[30]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[28]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[25]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[29]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[31]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[3]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[9]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[24]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[6]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[21]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[7]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[4]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[8]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[2]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[27]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[10]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[13]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[18]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[20]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[26]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[12]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[11]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[16]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[19]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[23]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[15]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[22]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[14]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[0]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[17]/D                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[1]/D                                                   |
| mmcm_clk_0_s       | mmcm_clk_0_s      | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/st_clr_d0_reg/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_len_d0_reg[5]/D                                                   |
| clk_fpga_0         | clk_fpga_0        | design_1_i/LTC2324_sample_0/inst/ad7606_sample_v1_0_S00_AXI_inst/sample_inst/sample_start_d0_reg/D                                                    |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
