Vivado Simulator 2018.2
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[0].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[0].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[1].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[1].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[2].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[2].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[3].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[3].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[4].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[4].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[5].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[5].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[6].iitram9bx1ki.STG[3].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[6].iitram9bx1ki/STG[3].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[0].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[0].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[1].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[1].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[6].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[6].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[2].STG[7].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[2].STG[7].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[0].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[0].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[1].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[1].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[2].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[2].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[3].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[3].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[4].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[4].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. iitcam.STG[0].iitcam9bi.iitram9bi.STG[7].iitram9bx1ki.STG[3].STG[5].indcram.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /iitcam/STG[0].iitcam9bi/iitram9bi/STG[7].iitram9bx1ki/STG[3].STG[5].indcram/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_12  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
