//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9.01 (64-bit)
//Created Time: Thu Jan  4 10:17:08 2024

`timescale 100 ps/100 ps
module Ten_Giga_Ethernet_MAC_Top(
	rx_rstn_i,
	tx_rstn_i,
	xgmii_rx_clk_i,
	xgtx_clk_i,
	xgmii_rxc_i,
	xgmii_rxd_i,
	rx_fcs_fwd_ena_i,
	rx_jumbo_ena_i,
	tx_fcs_fwd_ena_i,
	tx_fault_ena_i,
	tx_ifg_delay_ena_i,
	tx_ifg_delay_i,
	tx_mac_valid_i,
	tx_mac_data_i,
	tx_mac_byte_i,
	tx_mac_last_i,
	tx_mac_error_i,
	xgmii_txc_o,
	xgmii_txd_o,
	rx_mac_clk_o,
	rx_mac_valid_o,
	rx_mac_data_o,
	rx_mac_byte_o,
	rx_mac_last_o,
	rx_mac_error_o,
	rx_statistics_valid_o,
	rx_statistics_vector_o,
	tx_mac_clk_o,
	tx_mac_ready_o,
	tx_statistics_valid_o,
	tx_statistics_vector_o,
	local_fault_o,
	remote_fault_o
);
input rx_rstn_i;
input tx_rstn_i;
input xgmii_rx_clk_i;
input xgtx_clk_i;
input [7:0] xgmii_rxc_i;
input [63:0] xgmii_rxd_i;
input rx_fcs_fwd_ena_i;
input rx_jumbo_ena_i;
input tx_fcs_fwd_ena_i;
input tx_fault_ena_i;
input tx_ifg_delay_ena_i;
input [7:0] tx_ifg_delay_i;
input tx_mac_valid_i;
input [63:0] tx_mac_data_i;
input [7:0] tx_mac_byte_i;
input tx_mac_last_i;
input tx_mac_error_i;
output [7:0] xgmii_txc_o;
output [63:0] xgmii_txd_o;
output rx_mac_clk_o;
output rx_mac_valid_o;
output [63:0] rx_mac_data_o;
output [7:0] rx_mac_byte_o;
output rx_mac_last_o;
output rx_mac_error_o;
output rx_statistics_valid_o;
output [19:0] rx_statistics_vector_o;
output tx_mac_clk_o;
output tx_mac_ready_o;
output tx_statistics_valid_o;
output [18:0] tx_statistics_vector_o;
output local_fault_o;
output remote_fault_o;
wire GND;
wire VCC;
wire local_fault_o;
wire remote_fault_o;
wire rx_fcs_fwd_ena_i;
wire rx_jumbo_ena_i;
wire [7:0] rx_mac_byte_o;
wire rx_mac_clk_o;
wire [63:0] rx_mac_data_o;
wire rx_mac_error_o;
wire rx_mac_last_o;
wire rx_mac_valid_o;
wire rx_rstn_i;
wire rx_statistics_valid_o;
wire [19:0] rx_statistics_vector_o;
wire tx_fault_ena_i;
wire tx_fcs_fwd_ena_i;
wire tx_ifg_delay_ena_i;
wire [7:0] tx_ifg_delay_i;
wire [7:0] tx_mac_byte_i;
wire tx_mac_clk_o;
wire [63:0] tx_mac_data_i;
wire tx_mac_error_i;
wire tx_mac_last_i;
wire tx_mac_ready_o;
wire tx_mac_valid_i;
wire tx_rstn_i;
wire tx_statistics_valid_o;
wire [18:0] tx_statistics_vector_o;
wire xgmii_rx_clk_i;
wire [7:0] xgmii_rxc_i;
wire [63:0] xgmii_rxd_i;
wire [7:0] xgmii_txc_o;
wire [63:0] xgmii_txd_o;
wire xgtx_clk_i;
wire \xgmac/local_fault_detect ;
wire \xgmac/remote_fault_detect ;
wire \xgmac/n472_6 ;
wire [1:0] \xgmac/local_fault_count ;
wire [1:0] \xgmac/remote_fault_count ;
wire \xgmac/u_xgmac_rx_ctrl/n325_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n326_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n327_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n328_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n329_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n330_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n331_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n332_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n333_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n334_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n335_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n336_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n337_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n338_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n339_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n340_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n341_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n342_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n343_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n344_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n345_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n346_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n347_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n348_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n349_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n350_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n351_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n352_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n353_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n354_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n355_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n356_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n357_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n358_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n359_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n360_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n361_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n362_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n363_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n364_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n365_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n366_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n367_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n368_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n369_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n370_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n371_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n372_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n373_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n374_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n375_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n376_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n377_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n378_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n379_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n380_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n381_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n382_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n383_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n384_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n385_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n386_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n387_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n388_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n389_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n390_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n391_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n392_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n393_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n394_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n395_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n396_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n766_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n776_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n789_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n831_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n844_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n853_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n908_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n921_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n930_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n985_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n998_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1062_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1075_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1084_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1139_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1216_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1229_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1238_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1293_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1306_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1315_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1370_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n1383_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2004_3 ;
wire \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3317_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5123_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5132_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5148_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5225_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5237_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5247_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5255_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5267_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5273_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5277_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5279_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5281_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5307_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5321_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5327_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5331_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5391_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5408_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5425_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5442_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5487_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5515_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5534_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5551_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5568_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5595_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5607_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5619_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5645_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5655_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5667_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5677_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5687_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5697_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5707_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5717_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5727_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5737_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5747_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5758_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5777_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5800_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5823_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5869_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5892_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5915_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5955_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5972_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6018_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6068_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6091_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6110_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6129_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6146_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6176_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6206_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6225_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6245_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6265_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6285_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6303_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6319_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6335_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6361_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6386_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6411_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6442_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6471_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6533_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6593_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6618_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6641_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6666_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6732_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6763_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6792_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6848_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6875_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6923_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6946_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6969_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n6996_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7023_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7048_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7073_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7129_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7156_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7183_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7233_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7293_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7402_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7428_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7453_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7553_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7617_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7644_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7671_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7699_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7728_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7758_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7788_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7818_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7877_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7905_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7941_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8007_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8067_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8094_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8120_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8201_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8233_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8266_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8338_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8414_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8601_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8642_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8673_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8703_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8731_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8760_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8824_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8853_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8883_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8912_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8941_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n8983_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9020_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9056_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9090_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9126_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9160_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9194_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9228_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9260_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9292_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9333_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9626_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9715_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9799_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9839_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9917_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9954_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n9987_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10020_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10054_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10124_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10158_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10202_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10282_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10360_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10400_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10439_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10516_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n10555_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n11226_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11227_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11228_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11229_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11230_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11231_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11232_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11233_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11234_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11235_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11236_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11237_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11238_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11239_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11240_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11241_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11242_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11243_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11244_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11245_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11246_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11247_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11248_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11249_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11250_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11251_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11252_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11253_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11254_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11255_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11256_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11257_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n12076_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n12117_3 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_3 ;
wire \xgmac/u_xgmac_rx_ctrl/rx_mac_error ;
wire \xgmac/u_xgmac_rx_ctrl/control_error_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12041_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12037_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12035_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12031_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1693_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1694_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1695_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1696_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1697_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1698_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1699_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1700_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1701_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1702_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1703_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1704_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1705_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1706_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1707_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1708_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1709_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1710_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1711_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1712_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1713_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1714_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1715_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1716_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1717_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1718_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1719_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1720_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1721_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1722_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1723_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1724_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1725_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1726_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1727_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1728_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1729_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1730_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1731_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1732_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1733_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1734_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1735_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1736_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1737_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1738_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1739_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1740_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1741_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1742_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1743_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1744_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1745_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1746_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1747_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1748_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1749_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1750_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1751_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1752_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1753_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1754_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1755_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1756_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1960_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1961_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1962_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1963_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1964_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1965_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1966_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n12077_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12078_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12079_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n12172_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n12173_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n12174_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n12175_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n251_6 ;
wire \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11290_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11321_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11291_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11292_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11293_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11294_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11295_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11296_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11297_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11298_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11299_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11300_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11301_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11302_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11303_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11304_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11305_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11306_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11307_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11308_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11309_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11310_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11311_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11312_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11313_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11314_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11315_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11316_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11317_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11318_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11319_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11320_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11321_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n325_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n766_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n766_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n776_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n789_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n831_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n844_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n844_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n853_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n853_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n908_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n908_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n921_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n930_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n930_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n985_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n998_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n998_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1007_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1007_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1062_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1075_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1084_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1084_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1139_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1139_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1161_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1161_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1216_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1229_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1238_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1238_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1293_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1293_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1306_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1315_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1315_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1355_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1355_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1370_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n1370_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1611_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2004_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2004_6 ;
wire \xgmac/u_xgmac_rx_ctrl/crc_be_2_5 ;
wire \xgmac/u_xgmac_rx_ctrl/crc_be_2_6 ;
wire \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_4 ;
wire \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3317_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3317_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3317_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5116_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5116_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5132_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5132_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5139_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5181_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5197_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5205_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5225_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5237_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5247_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5307_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5307_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5307_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5321_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5321_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5321_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5327_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5331_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5333_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5342_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5342_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5357_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5357_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5408_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5408_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5442_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5442_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5457_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5457_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5487_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5500_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5515_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5515_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5515_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5534_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5551_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5583_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5583_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5607_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5607_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5629_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5629_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5637_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5667_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5707_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5758_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5758_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5777_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5800_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5823_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5823_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5823_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5869_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5869_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5869_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5915_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5955_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6018_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6043_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6068_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6068_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6091_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6110_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6146_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6146_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6161_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6161_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6189_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6206_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6225_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6225_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6245_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6245_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6265_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6285_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6319_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6335_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6349_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6361_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6361_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6386_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6386_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6442_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6471_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6471_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6533_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6593_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6593_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6593_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6618_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6618_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6641_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6641_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6641_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6666_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6732_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6732_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6732_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6763_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6763_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6763_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6792_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6848_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6848_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6875_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6875_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6923_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6946_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6946_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6969_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n6969_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7023_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7073_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7129_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7129_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7156_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7183_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7183_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7183_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7233_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7262_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7262_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7262_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7293_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7293_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7402_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7402_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7428_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7428_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7428_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7453_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7453_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7553_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7553_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7617_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7617_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7644_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7644_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7671_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7671_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7699_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7699_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7728_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7758_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7788_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7818_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7818_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7877_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7877_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7905_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7941_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n7941_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7941_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8007_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8067_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8094_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8094_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8120_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8120_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8120_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8120_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8201_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8201_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8233_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8233_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8266_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8266_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8338_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8338_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8414_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8414_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8414_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8601_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8601_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8642_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8642_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8673_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8673_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8703_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8731_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8760_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8760_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8824_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8824_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8853_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8853_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8883_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8883_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8883_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8912_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8912_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8941_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8941_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n8983_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n8983_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8983_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9020_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9020_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9020_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9056_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9090_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9090_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9126_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9160_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9160_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9194_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9228_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9228_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9228_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9260_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9260_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9292_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9292_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9292_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9333_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9333_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9452_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9452_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9452_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9538_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9579_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9579_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9626_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9626_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9715_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9715_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9799_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9799_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9839_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9839_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9917_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9917_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9954_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n9954_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9954_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9987_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10020_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10020_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10020_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10054_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10124_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10124_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10124_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10124_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10158_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10158_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10158_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10202_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10202_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10243_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10243_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10282_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10282_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10360_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10360_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10400_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10439_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10439_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10516_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10555_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n10555_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11226_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11387_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11387_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11388_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11388_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11389_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11389_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11390_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11390_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11391_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11391_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11392_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11392_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11393_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11393_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11394_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11394_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11395_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11395_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11396_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11396_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11397_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11397_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11398_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11398_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11399_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11399_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11400_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11400_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11401_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11401_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11402_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11402_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11403_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11403_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11404_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11404_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11405_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11405_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11406_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11406_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11407_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11407_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11408_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11408_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11409_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11409_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11410_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11410_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11411_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11411_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11412_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11412_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11413_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11413_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11414_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11414_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11415_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11415_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11416_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11416_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11417_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11417_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12076_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_4 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_6 ;
wire \xgmac/u_xgmac_rx_ctrl/rx_mac_error_4 ;
wire \xgmac/u_xgmac_rx_ctrl/dword_shift_9 ;
wire \xgmac/u_xgmac_rx_ctrl/control_error_9 ;
wire \xgmac/u_xgmac_rx_ctrl/control_error_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n12040_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n12039_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n12038_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n12036_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n12034_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n12032_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1498_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1960_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1960_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1961_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1961_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1963_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1964_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n251_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n251_8 ;
wire \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_10 ;
wire \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11290_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n789_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n853_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n921_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n930_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1007_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1152_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1161_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1238_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n1306_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n1370_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2004_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3317_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3317_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5148_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5189_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5197_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5255_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5267_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5273_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5277_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5391_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5391_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5425_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5500_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5568_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5707_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5727_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5758_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5777_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5823_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5915_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6091_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6129_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6161_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6245_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6285_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6335_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6335_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6335_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6386_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6442_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6471_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6533_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6593_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6641_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6666_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6763_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6792_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6848_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6875_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6946_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6969_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6996_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n6996_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7129_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7262_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7402_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7402_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7617_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7617_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7758_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7758_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7788_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7877_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7941_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8067_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8201_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8601_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8642_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8703_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8731_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8883_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8941_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9056_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9056_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9090_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9090_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9126_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9126_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9194_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n9260_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9333_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n9452_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n9538_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9579_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9579_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9579_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9626_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9626_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9626_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9715_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9715_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9799_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9917_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9954_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9987_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9987_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10054_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10054_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10124_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10202_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10243_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10243_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10282_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10360_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10400_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n10439_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n10516_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n10516_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11387_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11388_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11389_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11390_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11391_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11392_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11393_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11394_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11395_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11396_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11397_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11398_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11399_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11400_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11401_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11402_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11403_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11404_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11405_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11406_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11407_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11408_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11409_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11410_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11411_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11412_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11413_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11414_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11415_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11416_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11417_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_9 ;
wire \xgmac/u_xgmac_rx_ctrl/dword_shift_10 ;
wire \xgmac/u_xgmac_rx_ctrl/dword_shift_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n1498_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n1960_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n1960_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n1961_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n1961_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8731_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9194_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n9538_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9715_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9799_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_25 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_26 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_27 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_28 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_29 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_30 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_31 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_32 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_33 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_34 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_35 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_36 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_37 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_38 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_39 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_40 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_41 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_42 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_43 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_44 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_45 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_46 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_47 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_48 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_49 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_50 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_51 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_52 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_53 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_54 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_55 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_56 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_57 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_58 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_59 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_60 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_61 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_62 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_63 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_64 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_65 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_66 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_67 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n12123_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n12151_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_68 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_69 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_70 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_71 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_72 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_73 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_74 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_75 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_76 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_77 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_78 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_79 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_80 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_81 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_82 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_83 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_84 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_85 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_86 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_87 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_88 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_89 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_90 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_91 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_92 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_93 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_94 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_95 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_96 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_97 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_98 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_99 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_100 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_101 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_102 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_103 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_104 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_105 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_106 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_107 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_108 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_109 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_110 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_111 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_112 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_113 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_114 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_115 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_116 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_117 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_118 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_119 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_120 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_121 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_122 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_123 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_124 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_125 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_126 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_127 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_128 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_129 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_130 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_131 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_132 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_133 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_134 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_135 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_136 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_137 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_138 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_139 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_140 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_141 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_142 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_143 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_144 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_145 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_146 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_147 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_148 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_149 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_150 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_151 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_152 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_153 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_154 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_155 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_156 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_157 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_158 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_159 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_160 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_161 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_162 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_163 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_164 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_165 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_166 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_167 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_168 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_169 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_170 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_171 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_172 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_173 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_174 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_175 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_176 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_177 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_178 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_179 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_180 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_181 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_182 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_183 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_184 ;
wire \xgmac/u_xgmac_rx_ctrl/n11962_185 ;
wire \xgmac/u_xgmac_rx_ctrl/dword_shift_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n1007_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n1152_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1161_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12033_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12038_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n1355_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n1355_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n1498_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n1960_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3647_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3641_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3640_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n3632_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5583_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6129_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5181_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n776_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n9538_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n1497_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n1584_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n1584_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n1540_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n1655_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n1655_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n1611_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n6043_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8380_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5197_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5267_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6068_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5315_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5892_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8912_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5391_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5800_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n7617_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n9839_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n6129_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6666_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6996_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n10054_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n7453_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n10054_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3177_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n9987_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_25 ;
wire \xgmac/u_xgmac_rx_ctrl/n1963_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2004_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_27 ;
wire \xgmac/u_xgmac_rx_ctrl/n8703_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n6969_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5327_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3624_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_25 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n7671_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5391_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6189_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5299_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7877_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6319_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5333_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n5595_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5425_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5425_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n8233_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n9126_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n9056_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7553_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_27 ;
wire \xgmac/u_xgmac_rx_ctrl/n9413_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n9987_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n9020_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8673_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n7905_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n7758_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_26 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_25 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5534_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n7644_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5551_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5123_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5295_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5289_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5139_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5637_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2367_28 ;
wire \xgmac/u_xgmac_rx_ctrl/n5197_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n9260_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n9160_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5425_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5205_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7975_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n6129_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5273_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5758_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6411_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5357_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n3407_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5619_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7183_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_29 ;
wire \xgmac/u_xgmac_rx_ctrl/n6146_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6018_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5892_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5869_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5551_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8912_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6923_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7129_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7520_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n9799_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7402_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n8233_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5534_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6411_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n8530_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n8491_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n7758_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n10202_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8067_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_26 ;
wire \xgmac/u_xgmac_rx_ctrl/n9126_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n10319_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n10439_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_28 ;
wire \xgmac/u_xgmac_rx_ctrl/n2697_33 ;
wire \xgmac/u_xgmac_rx_ctrl/n8824_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n6666_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8703_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n9452_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n5595_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6923_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n9333_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n8233_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n8007_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3142_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n5595_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n5161_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6471_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8703_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n9538_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5116_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6442_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5800_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n6386_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5645_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5205_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5408_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6411_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5181_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5568_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5307_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5148_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5283_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5261_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n5687_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6068_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5637_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5315_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5342_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n10020_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n9228_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5629_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5442_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6386_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_26 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_29 ;
wire \xgmac/u_xgmac_rx_ctrl/n5737_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5637_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_25 ;
wire \xgmac/u_xgmac_rx_ctrl/n3542_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8414_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n7293_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6533_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n6699_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n8266_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n9917_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n5534_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n10478_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n9292_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_30 ;
wire \xgmac/u_xgmac_rx_ctrl/n7905_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_32 ;
wire \xgmac/u_xgmac_rx_ctrl/n6923_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n8094_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5391_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3005_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n8448_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6189_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7156_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5655_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5161_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n5408_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5255_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5568_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n7644_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5374_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n8201_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2503_31 ;
wire \xgmac/u_xgmac_rx_ctrl/n6848_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5472_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n7156_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5727_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n6792_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5707_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8760_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5277_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n9333_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n8067_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n8673_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n10020_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2547_27 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_28 ;
wire \xgmac/u_xgmac_rx_ctrl/n8038_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n6110_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n7262_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n6848_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_27 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n5737_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8338_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6641_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6091_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8094_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6303_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n7453_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2741_26 ;
wire \xgmac/u_xgmac_rx_ctrl/n9954_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n5515_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5295_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7023_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n5247_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5132_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5172_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6593_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7073_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5595_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n8731_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n7183_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6411_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n6225_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5255_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_30 ;
wire \xgmac/u_xgmac_rx_ctrl/n5132_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5677_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n8094_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n9879_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n6285_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7553_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n5892_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5247_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_29 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n7208_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6206_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5299_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5247_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n8642_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_30 ;
wire \xgmac/u_xgmac_rx_ctrl/n5442_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n5607_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7788_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5261_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5225_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n6265_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5205_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n9670_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2324_32 ;
wire \xgmac/u_xgmac_rx_ctrl/n5568_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5408_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n8414_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n7788_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n6349_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6285_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n9839_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8146_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n2598_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n8266_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6900_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n5148_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n7428_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5915_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5534_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n6189_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5747_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5707_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n5645_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7453_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6043_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5551_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n5892_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5727_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n9751_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n8983_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8760_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n8338_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n2972_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n7905_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5697_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5936_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n3584_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n7023_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n7941_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_25 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n7023_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n6792_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n3271_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n9839_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n10400_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5161_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n7584_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n5655_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n2837_23 ;
wire \xgmac/u_xgmac_rx_ctrl/n2882_32 ;
wire \xgmac/u_xgmac_rx_ctrl/n7728_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n8569_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n6303_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n3107_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n5629_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n7048_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6146_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n7553_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n7102_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n8601_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7788_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6618_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n9372_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n7368_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n10089_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n6732_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n8173_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n6018_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5800_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n3038_26 ;
wire \xgmac/u_xgmac_rx_ctrl/n2457_36 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n6442_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n7487_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n6129_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n6110_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n2648_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n8731_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n5846_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n6946_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n7428_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n5667_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n5515_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5342_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5500_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6732_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6176_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n6091_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n12032_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12033_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n12034_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12036_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12039_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12040_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n12042_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5955_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n6411_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n5777_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n9495_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n6821_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n7233_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n8793_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n6533_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n8673_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n6562_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n3226_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n6504_29 ;
wire \xgmac/u_xgmac_rx_ctrl/n8302_21 ;
wire \xgmac/u_xgmac_rx_ctrl/n7156_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5777_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n2791_28 ;
wire \xgmac/u_xgmac_rx_ctrl/n5758_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n6471_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n6225_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n8883_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3625_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3626_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3627_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3628_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3629_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3630_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3631_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3633_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3634_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3635_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3636_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3637_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3638_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3639_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3642_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3643_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3644_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3645_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3646_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3648_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3649_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3650_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3651_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3652_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3653_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3654_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3655_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n3656_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2025_7 ;
wire \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n11417_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11416_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11415_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11414_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11413_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11412_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11411_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11410_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11409_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11408_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11407_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11406_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11405_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11404_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11403_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11402_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11401_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11400_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11399_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11398_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11397_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11396_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11395_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11394_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11393_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11392_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11391_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11390_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11389_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11388_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11387_11 ;
wire \xgmac/u_xgmac_rx_ctrl/n11386_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n_state_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n2234_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n2234_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12016_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n12016_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n12043_11 ;
wire \xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n1495_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n1496_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n1499_19 ;
wire \xgmac/u_xgmac_rx_ctrl/n1498_13 ;
wire \xgmac/u_xgmac_rx_ctrl/n2276_14 ;
wire \xgmac/u_xgmac_rx_ctrl/n9579_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5823_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n7331_15 ;
wire \xgmac/u_xgmac_rx_ctrl/n5161_17 ;
wire \xgmac/u_xgmac_rx_ctrl/n5189_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5213_5 ;
wire \xgmac/u_xgmac_rx_ctrl/n5225_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n5139_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n5457_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n6349_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7262_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n7905_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n9452_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5487_7 ;
wire \xgmac/u_xgmac_rx_ctrl/n2928_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n3072_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n3361_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n3454_20 ;
wire \xgmac/u_xgmac_rx_ctrl/n7818_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5357_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n6161_8 ;
wire \xgmac/u_xgmac_rx_ctrl/n5993_22 ;
wire \xgmac/u_xgmac_rx_ctrl/n2411_31 ;
wire \xgmac/u_xgmac_rx_ctrl/n6923_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n7644_16 ;
wire \xgmac/u_xgmac_rx_ctrl/n8601_12 ;
wire \xgmac/u_xgmac_rx_ctrl/n5892_18 ;
wire \xgmac/u_xgmac_rx_ctrl/n10243_9 ;
wire \xgmac/u_xgmac_rx_ctrl/n7728_10 ;
wire \xgmac/u_xgmac_rx_ctrl/n3499_24 ;
wire \xgmac/u_xgmac_rx_ctrl/n7847_17 ;
wire \xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ;
wire \xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg0 ;
wire \xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg1 ;
wire \xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ;
wire \xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe3 ;
wire \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ;
wire \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe1 ;
wire \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ;
wire \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ;
wire \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 ;
wire \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3 ;
wire \xgmac/u_xgmac_rx_ctrl/local_fault_pipe2 ;
wire \xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2 ;
wire \xgmac/u_xgmac_rx_ctrl/rx_mac_valid ;
wire \xgmac/u_xgmac_rx_ctrl/rx_mac_last ;
wire \xgmac/u_xgmac_rx_ctrl/crc_compare ;
wire \xgmac/u_xgmac_rx_ctrl/crc_error ;
wire \xgmac/u_xgmac_rx_ctrl/frm_lgt_error ;
wire \xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error ;
wire \xgmac/u_xgmac_rx_ctrl/control_error_latch ;
wire \xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_latch ;
wire \xgmac/u_xgmac_rx_ctrl/rx_statistics_frm_lgt_error ;
wire \xgmac/u_xgmac_rx_ctrl/rx_statistics_crc_error ;
wire \xgmac/u_xgmac_rx_ctrl/rx_statistics_control_error ;
wire \xgmac/u_xgmac_rx_ctrl/rx_statistics_control_other_than_terminate_error ;
wire \xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg0 ;
wire \xgmac/u_xgmac_rx_ctrl/dword_shift ;
wire \xgmac/u_xgmac_rx_ctrl/control_error ;
wire \xgmac/u_xgmac_rx_ctrl/c_state ;
wire \xgmac/u_xgmac_rx_ctrl/crc_en ;
wire \xgmac/u_xgmac_rx_ctrl/frm_lgt_en ;
wire \xgmac/u_xgmac_rx_ctrl/n11290_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11291_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11292_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11293_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11294_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11295_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11296_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11297_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11298_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11299_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11300_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11301_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11302_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11303_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11304_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11305_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11306_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11307_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11308_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11309_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11310_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11311_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11312_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11313_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11314_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11315_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11316_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11317_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11318_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11319_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11320_6 ;
wire \xgmac/u_xgmac_rx_ctrl/n11321_6 ;
wire [2:0] \xgmac/u_xgmac_rx_ctrl/crc_be ;
wire [19:0] \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector ;
wire [7:0] \xgmac/u_xgmac_rx_ctrl/rxc_reg0 ;
wire [63:0] \xgmac/u_xgmac_rx_ctrl/rxd_reg0 ;
wire [7:4] \xgmac/u_xgmac_rx_ctrl/rxc_reg1 ;
wire [63:32] \xgmac/u_xgmac_rx_ctrl/rxd_reg1 ;
wire [7:0] \xgmac/u_xgmac_rx_ctrl/rxc_align_reg ;
wire [63:0] \xgmac/u_xgmac_rx_ctrl/rxd_align_reg ;
wire [63:0] \xgmac/u_xgmac_rx_ctrl/rxd_pipe1 ;
wire [63:0] \xgmac/u_xgmac_rx_ctrl/rxd_pipe2 ;
wire [63:0] \xgmac/u_xgmac_rx_ctrl/rxd_pipe3 ;
wire [7:0] \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 ;
wire [0:0] \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 ;
wire [0:0] \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 ;
wire [0:0] \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe3 ;
wire [7:0] \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 ;
wire [7:0] \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 ;
wire [7:7] \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 ;
wire [7:7] \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 ;
wire [7:7] \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe3 ;
wire [2:0] \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 ;
wire [2:0] \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 ;
wire [2:0] \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 ;
wire [63:0] \xgmac/u_xgmac_rx_ctrl/rx_mac_data ;
wire [7:1] \xgmac/u_xgmac_rx_ctrl/rx_mac_mask ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out0 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out1 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out2 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out3 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out4 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out5 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out6 ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_crc_out7 ;
wire [2:0] \xgmac/u_xgmac_rx_ctrl/crc_be_d ;
wire [15:0] \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp ;
wire [12:0] \xgmac/u_xgmac_rx_ctrl/frm_lgt ;
wire [31:0] \xgmac/u_xgmac_rx_ctrl/store_data_crc ;
wire \xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ;
wire \xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ;
wire \xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ;
wire \xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ;
wire \xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z ;
wire \xgmac/u_xgmac_tx_ctrl/tx_alignment_Z ;
wire \xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ;
wire \xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ;
wire \xgmac/u_xgmac_tx_ctrl/n6_6 ;
wire \xgmac/u_xgmac_tx_ctrl/tx_data_columns_Z ;
wire \xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ;
wire \xgmac/u_xgmac_tx_ctrl/send_preamble_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/send_data_last_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/send_error_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/send_alignment_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/crc_send_alignment_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/send_data_flag_Z ;
wire [63:0] \xgmac/u_xgmac_tx_ctrl/send_data_Z ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z ;
wire [63:0] \xgmac/u_xgmac_tx_ctrl/crc_send_data_Z ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_reg ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_reg ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_reg ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_reg ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_reg ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n158_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n22_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n21_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n20_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n19_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n18_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n17_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n24_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n145_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_reg ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_sub ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_0_COUT ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1113_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1300_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1174_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1173_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1172_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1171_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1170_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1169_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1168_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1158_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1157_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1156_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1155_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1154_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1153_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1152_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1150_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1149_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1148_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1147_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1146_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1145_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1144_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1142_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1141_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1140_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1139_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1138_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1137_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1136_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1134_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1133_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1132_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1131_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1130_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1129_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1128_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1126_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1125_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1124_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1123_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1122_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1121_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1120_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n30_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1301_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1272_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1302_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1166_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1165_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1164_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1163_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1162_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1161_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1160_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1182_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1181_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1180_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1179_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1178_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1177_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1176_8 ;
wire [1:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state ;
wire [1:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state ;
wire [3:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9245_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9275_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9284_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23974_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24483_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24424_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24423_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24421_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24420_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24419_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24576_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_26 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_27 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_29 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_26 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_27 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_29 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8888_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8881_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8877_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_29 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_26 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_31 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24482_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9257_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_26 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_27 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_30 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_29 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_32 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9237_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_26 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_27 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_29 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9279_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_31 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_29 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_33 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_31 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9248_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_24 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_26 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_27 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_35 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_21 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_28 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_23 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8874_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_42 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8875_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8876_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8878_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8879_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8880_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8882_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8883_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8884_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8885_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8886_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8887_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8889_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8890_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8891_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8892_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8893_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8894_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8895_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8896_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8897_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8898_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8899_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8900_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8901_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8902_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8903_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8904_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8905_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_20 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_25 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe2 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23992_5 ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 ;
wire [63:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 ;
wire [63:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 ;
wire [63:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 ;
wire [2:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 ;
wire [2:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch ;
wire [3:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 ;
wire [2:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num ;
wire [31:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp ;
wire [1:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_3 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n615_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n614_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n612_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n611_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n610_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n675_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n669_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n667_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n661_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n659_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n651_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n643_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n637_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n635_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n629_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n627_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n619_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n618_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n668_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n666_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n662_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n660_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n658_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n654_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n652_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n650_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n644_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n638_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n636_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n634_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n630_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n628_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n626_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n622_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n620_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n223_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n222_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n221_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n220_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n219_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n218_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n217_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n216_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n215_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n214_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n213_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n212_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n211_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n210_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n209_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n208_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n207_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n206_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n205_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n677_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n674_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n656_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n624_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n617_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_4 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n647_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n613_7 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_18 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_12 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_16 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n623_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n631_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n639_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n655_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n663_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n671_8 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_9 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n1000_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n999_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n998_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n997_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n996_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n995_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n994_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n993_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n992_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n991_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n990_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n989_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n988_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n987_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n986_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n985_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n984_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n983_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n982_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n981_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n980_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n979_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n978_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n977_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n976_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n975_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n974_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n973_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n972_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n971_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n970_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n969_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n968_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n967_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n966_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n965_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n964_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n963_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n962_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n961_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n960_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n959_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n958_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n957_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n956_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n955_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n954_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n953_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n952_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n951_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n950_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n949_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n948_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n947_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n946_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n945_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n944_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n943_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n942_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n941_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n940_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n939_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n938_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n937_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n936_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n935_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n934_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n933_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n932_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n931_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n930_5 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n929_6 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_10 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_14 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_11 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error ;
wire \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_16 ;
wire [15:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt ;
wire [7:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp ;
wire [63:0] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp ;
wire [7:4] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 ;
wire [63:32] \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 ;
wire \xgmac/u_link_fault_state/n11_6 ;
wire \xgmac/u_link_fault_state/seq_cnt_0_40 ;
wire \xgmac/u_link_fault_state/seq_cnt_0_42 ;
wire \xgmac/u_link_fault_state/n157_6 ;
wire \xgmac/u_link_fault_state/n156_6 ;
wire \xgmac/u_link_fault_state/n155_6 ;
wire \xgmac/u_link_fault_state/n154_6 ;
wire \xgmac/u_link_fault_state/n153_6 ;
wire \xgmac/u_link_fault_state/n152_6 ;
wire \xgmac/u_link_fault_state/n102_6 ;
wire \xgmac/u_link_fault_state/n101_6 ;
wire \xgmac/u_link_fault_state/n100_6 ;
wire \xgmac/u_link_fault_state/n10_5 ;
wire \xgmac/u_link_fault_state/n11_7 ;
wire \xgmac/u_link_fault_state/n11_8 ;
wire \xgmac/u_link_fault_state/col_cnt_7_9 ;
wire \xgmac/u_link_fault_state/col_cnt_7_10 ;
wire \xgmac/u_link_fault_state/n155_7 ;
wire \xgmac/u_link_fault_state/n154_7 ;
wire \xgmac/u_link_fault_state/n152_7 ;
wire \xgmac/u_link_fault_state/n102_7 ;
wire \xgmac/u_link_fault_state/n102_8 ;
wire \xgmac/u_link_fault_state/n101_7 ;
wire \xgmac/u_link_fault_state/n100_7 ;
wire \xgmac/u_link_fault_state/n10_6 ;
wire \xgmac/u_link_fault_state/n11_9 ;
wire \xgmac/u_link_fault_state/n11_10 ;
wire \xgmac/u_link_fault_state/n158_9 ;
wire \xgmac/u_link_fault_state/col_cnt_7_12 ;
wire \xgmac/u_link_fault_state/c_state_0_10 ;
wire \xgmac/u_link_fault_state/n113_5 ;
wire \xgmac/u_link_fault_state/n197_11 ;
wire \xgmac/u_link_fault_state/n198_8 ;
wire \xgmac/u_link_fault_state/n158_11 ;
wire \xgmac/u_link_fault_state/n79_3 ;
wire \xgmac/u_link_fault_state/n79_4 ;
wire \xgmac/u_link_fault_state/n78_3 ;
wire \xgmac/u_link_fault_state/n78_4 ;
wire \xgmac/u_link_fault_state/n77_3 ;
wire \xgmac/u_link_fault_state/n77_0_COUT ;
wire \xgmac/u_link_fault_state/n87_3 ;
wire \xgmac/u_link_fault_state/n87_4 ;
wire \xgmac/u_link_fault_state/n86_3 ;
wire \xgmac/u_link_fault_state/n86_4 ;
wire \xgmac/u_link_fault_state/n85_3 ;
wire \xgmac/u_link_fault_state/n85_0_COUT ;
wire \xgmac/u_link_fault_state/seq_cnt_0_45 ;
wire [2:0] \xgmac/u_link_fault_state/seq_cnt ;
wire [1:0] \xgmac/u_link_fault_state/last_seq_type ;
wire [1:0] \xgmac/u_link_fault_state/c_state ;
wire [7:1] \xgmac/u_link_fault_state/col_cnt ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(xgmii_rx_clk_i),
	.O(rx_mac_clk_o)
);
OBUF gowin_buf_1 (
	.I(rx_mac_valid_o),
	.O(rx_mac_byte_o[0])
);
OBUF gowin_buf_2 (
	.I(xgtx_clk_i),
	.O(tx_mac_clk_o)
);
LUT3 \xgmac/u_xgmac_rx_ctrl/n325_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n325_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n325_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n326_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n326_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n326_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n327_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n327_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n327_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n328_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n328_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n328_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n329_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n329_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n329_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n330_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n330_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n330_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n331_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n331_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n331_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n332_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n332_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n332_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n333_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [63]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n333_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n333_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n334_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n334_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n334_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n335_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n335_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n335_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n336_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n336_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n336_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n337_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n337_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n337_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n338_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [58]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n338_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n338_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n339_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n339_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n339_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n340_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n340_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n340_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n341_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n341_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n341_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n342_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n342_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n342_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n343_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n343_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n343_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n344_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n344_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n344_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n345_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n345_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n345_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n346_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n346_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n346_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n347_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n347_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n347_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n348_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n348_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n348_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n349_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n349_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n349_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n350_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n350_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n350_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n351_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n351_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n351_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n352_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [44]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n352_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n352_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n353_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [43]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n353_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n353_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n354_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n354_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n354_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n355_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n355_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n355_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n356_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [40]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n356_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n356_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n357_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n357_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n357_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n358_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n358_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n358_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n359_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n359_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n359_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n360_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n360_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n360_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n361_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n361_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n361_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n362_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n362_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n362_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n363_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n363_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n363_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n364_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n364_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n364_s0 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n365_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [63]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n365_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n365_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n366_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n366_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n366_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n367_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [61]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n367_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n367_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n368_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n368_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n368_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n369_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [59]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n369_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n369_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n370_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n370_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n370_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n371_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n371_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n371_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n372_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n372_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n372_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n373_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n373_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n373_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n374_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n374_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n374_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n375_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n375_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n375_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n376_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n376_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n376_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n377_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n377_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n377_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n378_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [50]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n378_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n378_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n379_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n379_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n379_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n380_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n380_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n380_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n381_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n381_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n381_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n382_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n382_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n382_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n383_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n383_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n383_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n384_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n384_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n384_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n385_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n385_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n385_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n386_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n386_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n386_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n387_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n387_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n387_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n388_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n388_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n388_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n389_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n389_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n389_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n390_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n390_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n390_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n391_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n391_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n391_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n392_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n392_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n392_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n393_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n393_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n393_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n394_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n394_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n394_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n395_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n395_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n395_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n396_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n325_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n396_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n396_s0 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n766_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n766_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n766_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n766_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n766_s1 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_rx_ctrl/n776_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n776_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n776_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n776_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n776_s0 .INIT=16'h1000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n789_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n776_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n789_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n789_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n789_s0 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n831_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n831_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n789_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n831_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n831_s0 .INIT=16'h4000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n844_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n844_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n844_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n844_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n844_s0 .INIT=8'h70;
LUT4 \xgmac/u_xgmac_rx_ctrl/n853_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n853_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n853_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n853_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n853_s0 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n908_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n908_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n908_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n908_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n908_s0 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n921_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n921_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n921_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n921_s0 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_rx_ctrl/n930_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n930_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n930_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n930_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n930_s0 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n985_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n930_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n985_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n985_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n985_s0 .INIT=16'h4000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n998_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n998_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n998_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n998_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n998_s0 .INIT=8'h70;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1062_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1007_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1062_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1062_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1062_s0 .INIT=16'h4000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1075_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1075_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1075_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1075_s0 .INIT=8'h70;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1084_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1084_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1084_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1084_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1084_s0 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1139_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1139_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1139_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1139_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1139_s0 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1216_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1161_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1216_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1216_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1216_s0 .INIT=16'h4000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1229_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1229_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1229_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1229_s0 .INIT=8'h70;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1238_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1238_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1238_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1238_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1238_s0 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1293_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [50]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1293_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1293_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1293_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1293_s0 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1306_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1306_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1306_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1306_s0 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1315_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [59]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1315_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1315_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1315_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1315_s0 .INIT=16'h1000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1370_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1370_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1370_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1370_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1370_s0 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1383_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [61]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1355_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1383_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1383_s0 .INIT=16'h7F00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2004_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2004_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2004_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2004_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2004_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2004_s0 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_rx_ctrl/crc_be_2_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/crc_be_2_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_2_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/crc_be [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_2_s1 .INIT=16'h0F44;
LUT4 \xgmac/u_xgmac_rx_ctrl/crc_be_1_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/crc_be_2_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_2_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/crc_be [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_1_s0 .INIT=16'hF088;
LUT4 \xgmac/u_xgmac_rx_ctrl/crc_be_0_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/crc_be_2_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_2_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/crc_be [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_0_s0 .INIT=16'hF088;
LUT4 \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_2_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/crc_be_2_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en )
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_s0 .INIT=16'hFEFF;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2276_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2276_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2276_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2276_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2324_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2324_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_26 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2367_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_27 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_29 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_25 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2411_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2457_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_29 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2503_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2503_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2547_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2648_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2648_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2648_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2697_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2697_23 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2697_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2741_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2741_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_23 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2837_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2928_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2928_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2928_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2928_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2928_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2972_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2972_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s0 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3005_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3005_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3038_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3038_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3038_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3072_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_26 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3072_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_24 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3072_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3107_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2928_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3107_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3107_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3142_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3142_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3142_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3177_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3177_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3177_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3177_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3177_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3226_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3271_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3271_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3271_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3317_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3317_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3317_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3317_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3317_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3317_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3407_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3407_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3407_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3499_20 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3499_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3499_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3542_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3542_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3542_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3542_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3584_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3584_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3584_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3584_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3624_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3624_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3624_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s0 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5123_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5116_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5123_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5123_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5123_s0 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5132_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5132_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5132_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5132_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5132_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5132_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5148_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5148_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5148_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5148_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5148_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5172_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5172_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5225_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5225_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5225_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5225_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5225_s0 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5237_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5237_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5237_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5237_s0 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5247_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5247_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5247_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5247_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5247_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5247_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5255_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5255_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5255_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5255_s0 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5267_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5267_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5267_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5267_s0 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5273_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5273_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5273_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5273_s0 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5277_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5277_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5277_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5277_s0 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5279_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5279_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5279_s0 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5281_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5281_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5281_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5307_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5307_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5307_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5307_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5307_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5307_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5307_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5321_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5321_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5321_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5321_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5321_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5327_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5327_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5327_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5327_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5327_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5331_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5331_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5331_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5331_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5374_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5374_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5374_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5374_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5374_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5391_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5391_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5273_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5391_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5391_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5391_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5408_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5408_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5408_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5408_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5408_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5425_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5425_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5425_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5425_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5425_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5425_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5442_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5327_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5442_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5442_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5442_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5442_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5472_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5472_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5472_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5487_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5357_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5487_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5487_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5487_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5515_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5515_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5515_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5515_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5534_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5534_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5534_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5534_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5534_s0 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5551_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5551_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5551_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5551_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5551_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5551_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5568_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5568_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5327_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5568_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5568_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5568_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5568_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5595_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5595_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5595_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5595_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5595_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5595_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5595_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5607_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5132_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5607_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5607_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5607_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5607_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5607_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5619_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5374_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5273_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5619_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5619_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5619_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5645_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5645_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5645_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5645_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5655_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5655_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5655_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5655_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5655_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5667_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5667_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5607_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5667_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5667_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5667_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5677_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5677_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5677_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5677_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5687_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5629_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5307_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5687_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5687_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5687_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5697_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5342_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5697_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5697_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5707_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5707_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5707_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5707_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5707_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5707_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5717_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_27 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5637_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5717_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5717_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5727_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5281_3 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5727_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5727_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5727_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5727_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5737_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5321_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5116_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5737_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5737_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5737_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5737_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5747_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5655_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5568_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5747_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5747_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5747_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5758_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5758_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5758_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5758_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5758_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5758_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5758_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5777_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5777_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5777_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5777_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5777_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5800_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5800_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5800_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5800_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5800_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5800_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5823_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5823_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5823_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5823_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5823_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5823_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5823_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5846_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5869_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5869_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5869_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5869_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5869_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5869_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5869_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5892_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5892_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5892_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5892_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5892_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5892_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5892_s0 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5915_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5915_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5915_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5915_s0 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5936_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5936_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5936_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5936_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5936_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5955_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5295_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5955_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5955_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5955_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5972_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_27 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2648_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5205_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5972_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5972_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5993_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5993_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5993_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5993_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6018_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6018_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6018_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6018_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6018_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6068_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5993_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6068_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6068_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6068_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6068_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6068_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6091_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5333_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6091_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6091_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6091_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6091_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6110_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6110_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6110_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6110_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6110_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6110_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6129_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6129_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6129_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6129_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6129_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6129_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6129_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6146_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6146_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6146_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6146_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6146_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6146_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6146_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6176_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6176_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6176_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6176_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6206_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6206_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5307_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5758_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6206_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6206_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6206_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6225_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6225_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6225_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6225_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6225_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6225_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6225_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6245_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6245_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6245_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6245_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6245_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6265_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3454_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6265_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6265_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6265_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6265_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6285_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5247_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6285_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6285_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6285_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6285_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6303_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5255_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6303_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6303_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6303_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6303_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6319_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5225_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6319_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6319_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6319_s0 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6335_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3499_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6335_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6335_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6335_s0 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6361_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5629_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6361_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6361_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6361_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6361_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6386_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6386_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6386_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6386_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6386_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6411_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6110_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6411_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6411_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6411_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6411_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6411_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6442_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5132_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6411_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6442_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6442_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6442_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6442_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6471_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6068_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6471_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6471_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6471_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6471_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6504_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6504_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6504_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6504_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6533_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6533_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6533_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6533_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6533_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6562_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6562_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6562_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6562_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6593_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6146_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6593_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6593_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6593_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6593_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6593_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6618_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2928_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6618_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6618_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6618_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6618_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6641_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6641_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6641_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6641_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6641_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6641_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6641_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6666_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6666_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6666_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6666_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6666_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6666_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6699_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6699_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6699_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6699_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6732_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6732_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6732_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6732_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6732_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6732_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6732_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6763_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5583_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6763_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6763_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6763_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6763_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6763_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6792_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5425_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6792_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6792_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6792_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6792_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6792_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6821_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6821_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6821_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6821_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6821_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6848_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6848_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6848_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6848_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6848_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6848_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6848_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6875_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6875_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5327_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6875_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6875_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6875_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6900_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6900_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6900_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6900_21 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6900_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6923_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6110_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6923_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6923_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6923_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6923_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6923_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6946_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5993_20 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6946_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6946_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6946_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6946_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6946_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6969_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6969_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5800_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6969_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6969_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6969_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6969_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6996_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5391_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2928_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6996_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6411_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6996_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6996_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7023_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7023_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7023_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7023_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7023_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7023_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7023_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7048_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_24 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7048_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7048_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7048_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7073_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7073_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7073_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7073_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7073_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7102_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7102_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7102_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7129_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7129_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7129_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7129_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7129_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7129_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7156_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5148_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7156_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7156_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7156_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7156_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7156_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7183_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7183_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7183_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7183_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7183_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7183_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7183_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7208_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6018_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7208_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7208_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7208_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7233_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5161_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7233_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7233_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7233_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7233_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7293_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6265_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7293_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7293_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7293_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7293_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7293_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7331_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6641_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7331_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7331_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7331_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7368_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3454_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7368_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7368_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7368_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7402_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7402_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5425_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7402_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7402_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7402_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7402_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7428_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7428_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7428_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7428_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7428_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7428_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7428_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7453_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7453_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7453_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7453_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7453_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7453_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7487_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7487_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7487_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7487_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7520_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7520_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7520_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7520_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7553_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7553_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5247_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7553_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7553_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7553_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7553_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7584_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7584_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7584_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7584_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7584_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7617_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6821_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7617_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7617_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7617_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7617_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7617_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7644_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7644_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7644_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7644_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7644_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7644_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7644_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7671_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5758_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7671_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7671_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7671_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7671_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7671_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7699_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7617_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6593_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7699_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7699_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7699_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7699_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7728_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5800_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3361_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7728_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7728_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7728_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7728_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7758_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6411_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7758_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7758_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7758_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7758_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7758_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7788_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7788_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7788_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7788_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7788_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7788_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7818_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3317_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7818_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7818_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7818_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7818_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7818_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7847_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7847_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7847_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7847_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7877_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3361_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7877_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7877_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7877_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7877_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7877_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7905_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5892_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7905_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7905_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7905_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7905_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7905_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7941_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7941_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7208_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7941_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7941_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7941_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7941_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7975_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7975_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7975_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8007_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8007_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5408_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6641_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8007_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8007_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8007_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8038_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3226_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8038_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8038_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8038_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8067_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5936_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6068_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8067_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8067_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8067_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8067_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8094_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8094_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8094_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8094_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8094_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8094_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8120_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8120_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8120_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8120_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8120_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8120_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8120_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8146_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8146_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8146_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8146_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8146_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8173_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8173_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8173_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8201_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7617_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8201_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8201_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8201_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8201_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8201_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8233_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8233_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7073_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8233_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8233_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8233_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8233_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8266_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_29 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6285_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8266_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8266_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8266_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8266_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8302_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8302_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8302_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8302_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8302_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8338_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3177_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8338_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8338_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8338_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8338_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8338_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8380_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8380_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8380_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8380_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8380_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8414_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7487_20 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8414_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8414_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8414_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8414_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8414_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8448_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8448_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8448_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8448_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8448_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8491_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8491_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8491_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8491_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8530_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8530_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8530_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8530_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8569_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7262_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8569_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8569_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8569_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8601_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6091_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8601_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8601_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8601_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8601_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8601_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8642_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8642_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8642_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8642_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8642_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8642_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8673_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5132_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8673_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8673_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8673_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8673_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8673_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8703_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3038_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5139_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8703_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8703_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8703_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8703_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8731_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8731_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8731_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8731_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8731_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8731_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8760_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8760_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8760_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8760_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8760_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8760_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8793_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8793_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6129_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8793_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8793_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8824_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8067_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8448_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8824_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8824_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8824_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8824_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8853_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5307_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6349_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8853_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8853_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8853_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8853_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8883_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8883_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8883_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8883_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8883_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8883_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8883_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8912_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8912_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8912_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8912_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8912_s0 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8941_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6504_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8941_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8941_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8941_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8941_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8983_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8983_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8983_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8983_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8983_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8983_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8983_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9020_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7553_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9020_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9020_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9020_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9020_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9020_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9056_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7847_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9020_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9056_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9056_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9056_s0 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9090_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8491_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9090_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9090_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9090_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9090_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9126_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9126_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9126_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9126_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9126_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9126_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9160_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9160_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9160_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9160_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9160_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9160_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9194_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5655_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9194_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9194_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9194_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9228_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5869_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9228_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9228_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9228_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9228_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9228_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9260_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7728_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9260_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9260_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9260_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9260_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9260_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9292_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9292_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9292_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9292_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9292_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9292_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9292_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9333_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9333_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9333_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9333_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9333_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9333_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9333_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9372_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2598_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9372_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9372_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9372_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9413_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9413_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9413_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9413_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9413_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9495_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9495_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9495_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9626_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5551_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9626_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9626_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9626_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9626_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9670_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8760_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9670_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9670_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9715_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9715_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9715_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9715_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9715_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9751_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7877_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9751_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9751_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9751_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9799_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8569_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9799_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9799_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9799_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9799_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9799_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9839_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5823_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9839_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9839_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9839_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9839_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9839_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9879_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7331_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9879_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9879_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9917_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9917_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5161_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9917_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9917_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9917_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9917_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9954_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9954_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9954_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5707_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9954_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9954_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9954_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9987_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9987_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9987_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9987_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9987_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9987_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10020_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7453_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10020_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10020_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10020_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10020_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10054_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10054_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7208_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10054_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10054_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10054_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10054_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10089_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10089_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10089_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10089_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10124_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10124_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10124_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10124_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10124_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10124_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10124_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10158_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10158_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8983_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10158_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10158_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10158_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10158_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10202_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_23 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6618_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10202_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10202_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10202_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10202_s0 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10282_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7428_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9413_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10282_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10282_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10282_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10282_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10319_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10319_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10319_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8731_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10319_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10360_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8673_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10360_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10360_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10360_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10360_s0 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10400_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7023_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8673_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10400_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10400_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10400_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10400_s0 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10439_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10439_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10439_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10439_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10439_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10439_s0 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10478_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10478_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10478_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10478_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10478_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10516_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2276_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10516_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10516_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10516_s0 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10555_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9799_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9839_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10555_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10555_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10555_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10555_s0 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11290_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11226_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11290_s9 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11291_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11227_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11291_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11292_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11228_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11292_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11293_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11229_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11293_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11294_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11230_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11294_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11295_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11231_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11295_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11296_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11232_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11296_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11297_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11233_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11297_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11298_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11234_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11298_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11299_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11235_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11299_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11300_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11236_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11300_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11301_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11237_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11301_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11302_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11238_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11302_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11303_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11239_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11303_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11304_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11240_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11304_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11305_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11241_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11305_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11306_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11242_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11306_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11307_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11243_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11307_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11308_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11244_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11308_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11309_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11245_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11309_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11310_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11246_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11310_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11311_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11247_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11311_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11312_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11248_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11312_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11313_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11249_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11313_s7 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11314_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11250_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11314_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11315_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11251_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11315_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11316_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11252_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11316_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11317_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11253_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11317_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11318_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11254_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11318_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11319_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11255_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11319_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11320_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11256_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11320_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11321_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11226_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11257_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11321_s7 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s1 .INIT=16'hF400;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12076_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12076_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12076_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12076_s0 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12117_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/local_fault_pipe2 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12117_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12117_s0 .INIT=16'hFFFE;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12123_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12123_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12123_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg1 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12123_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s0 .INIT=16'hAE0F;
LUT3 \xgmac/u_xgmac_rx_ctrl/rx_mac_error_s0  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rx_mac_error_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_latch ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rx_mac_last ),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_mac_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_error_s0 .INIT=8'hD0;
LUT3 \xgmac/u_xgmac_rx_ctrl/control_error_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/control_error_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/control_error_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/control_error_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_error_s3 .INIT=8'hBF;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12041_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12016_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12041_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12041_s2 .INIT=16'h0708;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12037_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12038_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12016_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12037_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12037_s2 .INIT=16'h0708;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12035_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12036_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12016_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12035_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12035_s2 .INIT=16'h0708;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12031_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12032_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12016_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12031_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12031_s2 .INIT=16'h0708;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1499_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1499_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1499_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1499_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1499_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s1 .INIT=16'h0D00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1497_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1499_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1497_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1497_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1497_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s1 .INIT=16'h4F00;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1693_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [63]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1693_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1693_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1694_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [62]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1694_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1694_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1695_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [61]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1695_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1695_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1696_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [60]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1696_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1696_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1697_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [59]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1697_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1697_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1698_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [58]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1698_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1698_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1699_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [57]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1699_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1699_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1700_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [56]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1700_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1700_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1701_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [55]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1701_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1701_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1702_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [54]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1702_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1702_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1703_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [53]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1703_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1703_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1704_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [52]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1704_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1704_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1705_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [51]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1705_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1705_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1706_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1706_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1706_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1707_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [49]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1707_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1707_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1708_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [48]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1708_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1708_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1709_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1709_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1709_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1710_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1710_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1710_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1711_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1711_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1711_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1712_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1712_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1712_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1713_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1713_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1713_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1714_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [42]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1714_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1714_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1715_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1715_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1715_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1716_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1716_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1716_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1717_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [39]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1717_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1717_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1718_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [38]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1718_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1718_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1719_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1719_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1719_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1720_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1720_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1720_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1721_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1721_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1721_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1722_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [34]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1722_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1722_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1723_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1723_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1723_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1724_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1724_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1724_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1725_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1725_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1725_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1726_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1726_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1726_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1727_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1727_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1727_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1728_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1728_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1728_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1729_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1729_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1729_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1730_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1730_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1730_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1731_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1731_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1731_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1732_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1732_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1732_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1733_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1733_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1733_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1734_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1734_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1734_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1735_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1735_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1735_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1736_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1736_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1736_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1737_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1737_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1737_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1738_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1738_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1738_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1739_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1739_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1739_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1740_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1740_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1740_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1741_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1741_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1741_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1742_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1742_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1742_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1743_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1743_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1743_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1744_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1744_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1744_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1745_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1745_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1745_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1746_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1746_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1746_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1747_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1747_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1747_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1748_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1748_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1748_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1749_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1749_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1749_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1750_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1750_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1750_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1751_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1751_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1751_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1752_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1752_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1752_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1753_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1753_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1753_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1754_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1754_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1754_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1755_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1755_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1755_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1756_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1756_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1756_s1 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1960_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1960_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1960_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1960_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1960_s1 .INIT=8'h10;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1961_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1961_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1961_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1961_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1961_s1 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1962_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1960_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1961_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1962_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1962_s1 .INIT=16'h8F00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1963_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1963_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1963_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1963_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1963_s1 .INIT=16'h3A00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1964_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1964_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1964_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1964_s1 .INIT=16'h1F00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1965_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1964_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1965_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1965_s1 .INIT=16'hD700;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1966_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1964_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1966_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1966_s1 .INIT=16'hBF00;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12077_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12077_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12077_s2 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12078_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12078_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12078_s2 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12079_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12079_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12079_s2 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_rx_ctrl/n12151_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12151_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12151_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s1 .INIT=8'hD0;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12172_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_error ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_mac_last ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12172_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12172_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12173_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_error ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_mac_last ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12173_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12173_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12174_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/control_error_latch ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_mac_last ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12174_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12174_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12175_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_latch ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_mac_last ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12175_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12175_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_19_s1  (
	.I0(rx_mac_last_o),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_statistics_control_other_than_terminate_error ),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_19_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_18_s1  (
	.I0(rx_mac_last_o),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_statistics_crc_error ),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_18_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_17_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rx_statistics_control_error ),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_17_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_16_s1  (
	.I0(rx_mac_last_o),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_statistics_frm_lgt_error ),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_16_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_15_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [15]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_15_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_14_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [14]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_14_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_13_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [13]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_13_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_12_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [12]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_12_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_11_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [11]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_11_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_10_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [10]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_10_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_9_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [9]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_9_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_8_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [8]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_8_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_7_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [7]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_7_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_6_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [6]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_6_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_5_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [5]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_5_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_4_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [4]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_4_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_3_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [3]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_3_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_2_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [2]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_2_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_1_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [1]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_1_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_0_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [0]),
	.I1(rx_mac_last_o),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_0_s1 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n251_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n251_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n251_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n251_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n251_s2 .INIT=8'h7F;
LUT4 \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_2_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s4 .INIT=16'h44F0;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11290_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11290_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11290_s8 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11290_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11321_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11290_s6 .INIT=8'hEB;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11291_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11291_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11291_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11292_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11292_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11292_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11293_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11293_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11293_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11294_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11294_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11294_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11295_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11295_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11295_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11296_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11296_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11296_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11297_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11297_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11297_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11298_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11298_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11298_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11299_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11299_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11299_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11300_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11300_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11300_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11301_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11301_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11301_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11302_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11302_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11302_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11303_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11303_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11303_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11304_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11304_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11304_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11305_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11305_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11305_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11306_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11306_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11306_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11307_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11307_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11307_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11308_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11308_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11308_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11309_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11309_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11309_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11310_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11310_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11310_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11311_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11311_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11311_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11312_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11312_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11312_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11313_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11313_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11313_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11314_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11314_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11314_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11315_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11315_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11315_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11316_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11316_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11316_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11317_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11317_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11317_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11318_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11318_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11318_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11319_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11319_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11319_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11320_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11320_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11320_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11321_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11290_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11321_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11321_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n325_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/dword_shift_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/dword_shift ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n251_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n325_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n325_s1 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_rx_ctrl/n766_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n766_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n766_s2 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n766_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n766_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n766_s3 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n776_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n776_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n776_s2 .INIT=16'h0100;
LUT3 \xgmac/u_xgmac_rx_ctrl/n789_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n789_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n789_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n789_s1 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_rx_ctrl/n831_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n831_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n831_s1 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n844_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n844_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n844_s1 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n844_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n844_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n844_s2 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n853_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n853_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n853_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n853_s1 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n853_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n853_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n853_s2 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n908_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n908_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n908_s1 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n908_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n908_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n908_s2 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n921_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n921_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n908_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n921_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n921_s1 .INIT=16'h4000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n930_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n930_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n930_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n930_s1 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n930_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n930_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n930_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n985_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n998_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n985_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n985_s1 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n998_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n998_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n998_s1 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n998_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n998_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n998_s2 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1007_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1007_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1007_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1007_s1 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1007_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1007_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1007_s2 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1062_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [29]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1062_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1062_s1 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1075_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [31]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1062_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1075_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1075_s1 .INIT=16'h4000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1084_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [34]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1084_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1084_s1 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1084_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1084_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1084_s2 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1139_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1139_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1139_s1 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1139_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1139_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1139_s2 .INIT=16'h4000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1161_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1161_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1161_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1161_s1 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1161_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1161_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1161_s2 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1216_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [44]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [45]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1216_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1216_s1 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1229_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [40]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [47]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1216_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1229_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1229_s1 .INIT=16'h4000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1238_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1238_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1238_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1238_s1 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1238_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1238_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1238_s2 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1293_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [54]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [55]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1293_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1293_s1 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1293_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1293_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1293_s2 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1306_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1306_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1293_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1306_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1306_s1 .INIT=16'h4000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1315_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [63]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1315_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1315_s1 .INIT=8'h01;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1315_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1315_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1315_s2 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1355_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1355_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1355_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1355_s1 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1355_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [59]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1355_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1355_s2 .INIT=8'h01;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1370_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [63]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1370_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1370_s1 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1370_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [59]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1370_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1370_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1370_s2 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1540_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s2 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1611_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1611_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1611_s2 .INIT=8'h40;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2004_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2004_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2004_s2 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2004_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/local_fault_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe3 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2004_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2004_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2004_s3 .INIT=16'h0001;
LUT2 \xgmac/u_xgmac_rx_ctrl/crc_be_2_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe1 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ),
	.F(\xgmac/u_xgmac_rx_ctrl/crc_be_2_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_2_s2 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/crc_be_2_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/crc_be_2_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_2_s3 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/local_fault_pipe2 ),
	.I1(\xgmac/local_fault_detect ),
	.F(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_s1 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2 ),
	.I3(\xgmac/remote_fault_detect ),
	.F(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out_en_s2 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2276_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5892_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2276_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10478_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2276_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2276_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6666_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7553_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2276_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2324_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2324_30 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_32 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_26 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8793_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2324_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2367_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2367_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_28 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2367_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_31 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2411_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_28 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_26 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2457_30 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_28 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5758_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2457_36 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2457_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_25 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2503_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2503_23 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2503_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2503_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_27 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2547_27 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_25 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10439_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2547_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2598_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9670_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2598_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8173_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2598_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2598_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2598_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2598_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2598_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5408_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2648_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2648_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_23 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_27 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2648_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2648_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2697_27 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2697_29 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_33 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_25 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8883_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2741_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2276_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2741_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2741_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2741_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_26 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5247_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2741_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8448_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6225_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5758_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2837_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2837_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2411_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_30 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_25 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2928_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2928_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s1 .INIT=4'h9;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2928_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5181_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2928_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2928_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2928_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2928_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_19 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5655_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2972_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2503_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2972_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3005_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8120_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3005_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3005_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3005_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3005_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3038_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3038_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3038_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5800_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_26 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3072_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s1 .INIT=4'h9;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3072_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8173_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3072_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3107_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5307_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3107_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3107_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3107_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2598_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3107_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6225_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3107_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3142_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3142_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3142_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3142_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_19 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3177_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3177_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3177_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7402_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3177_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6848_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3177_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3177_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5132_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3005_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s1 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3271_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7048_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5655_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5758_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5374_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9126_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_21 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3271_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3317_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3317_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3317_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3317_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3317_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8120_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3317_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3317_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3317_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2598_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5315_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3317_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3317_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3361_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3361_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3361_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6821_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3361_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3361_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3361_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5515_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9954_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3407_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3407_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3407_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3407_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7788_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5595_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3407_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2276_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3407_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3407_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3454_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3454_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_31 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5457_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3454_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3454_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8338_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3499_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_23 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3499_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3499_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3542_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3542_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3542_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3542_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5342_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3542_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2697_23 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8007_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3542_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3584_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3584_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5425_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3584_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_26 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3584_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3584_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_36 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9160_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3005_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3624_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3542_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3624_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3624_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5655_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5116_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5116_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5116_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5116_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5116_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5116_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5132_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5132_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5132_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5132_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5132_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5132_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5139_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5139_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5139_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5172_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5172_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5181_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5181_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5181_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5197_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5197_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5197_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5205_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5205_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5205_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5225_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5225_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5225_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5237_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6504_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5655_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5237_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5237_s1 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5247_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5247_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5247_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5307_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5307_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5307_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5307_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5307_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5307_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5307_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5307_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5307_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5321_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5321_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5321_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5321_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5321_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5321_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5321_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5321_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5321_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5327_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5327_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5327_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5331_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5331_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5331_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5333_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5333_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5333_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5342_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5342_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5342_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5342_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5342_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5342_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5357_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5357_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5357_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5357_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7788_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5667_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5357_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5357_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5357_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5374_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5374_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5267_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5374_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5408_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5408_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5408_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5408_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5408_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5408_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5408_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5442_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5442_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5442_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5442_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5116_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5607_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5637_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5442_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5442_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5442_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5457_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10478_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5457_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5457_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5457_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5551_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5568_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5457_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5457_s2 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5472_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5472_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5472_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5472_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5487_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5487_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5487_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5500_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5500_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5629_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5500_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5500_s1 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5515_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5515_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5515_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5515_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5515_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5515_s3 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5515_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5161_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5247_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5515_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5515_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5534_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5342_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5534_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5534_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5551_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5321_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3454_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5551_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5551_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5583_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5123_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5583_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5583_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5583_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5500_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5583_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5583_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5607_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5607_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5607_s1 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5607_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5267_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5607_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5607_s3 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5629_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5629_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5629_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5629_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6875_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5629_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5629_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5629_s2 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5637_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5637_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5637_s1 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5667_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5667_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5667_s2 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5707_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5707_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5707_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5758_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5758_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5758_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5758_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5758_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5758_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5777_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5607_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5777_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5777_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5777_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5800_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5374_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5777_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6562_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5800_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5800_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5800_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5823_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5374_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5823_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5823_s1 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5823_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5823_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5823_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5823_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5197_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5299_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5823_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5823_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5823_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5846_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5846_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5707_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5869_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5869_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5869_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5869_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3584_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5869_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5869_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5869_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5869_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5869_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5915_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7941_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5915_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5915_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5915_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5915_s1 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5936_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5936_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5936_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5936_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5955_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5955_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5955_s2 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5993_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s4 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6018_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5197_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8233_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6018_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6018_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6018_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6043_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6189_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6043_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6043_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6043_s1 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6068_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6068_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6068_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6068_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6068_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6068_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6068_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6091_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6091_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6091_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6091_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6110_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5500_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6110_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6110_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6146_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6146_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6146_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6146_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5727_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5277_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6146_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6146_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6161_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6161_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6161_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6161_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6161_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5936_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3361_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5116_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6161_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6161_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6189_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2648_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5321_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6189_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6189_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6189_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6206_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5472_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5727_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6206_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6206_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6225_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6225_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6225_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6225_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5629_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6225_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6225_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6245_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6245_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6245_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6245_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6245_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10054_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6245_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6245_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6265_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6265_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6265_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6285_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5327_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5758_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6285_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6285_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6285_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6285_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6319_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6319_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6319_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6335_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6335_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5607_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6335_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6335_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6335_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6335_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6349_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5551_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5936_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6349_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6349_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6361_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8731_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6361_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6361_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6361_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6361_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6361_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6386_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6386_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6386_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6386_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6386_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6386_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6386_s2 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6442_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6442_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6442_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6471_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2928_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6335_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6471_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6471_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6471_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6471_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6471_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_26 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6471_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6471_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6471_s2 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6504_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5936_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s1 .INIT=4'h9;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6504_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6504_25 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6504_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6504_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3177_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3177_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6504_23 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6504_29 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6533_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6533_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3107_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6763_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6821_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6533_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6533_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6562_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6562_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6562_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6562_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6562_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6593_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5595_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6593_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6593_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6593_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10089_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6593_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6593_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6593_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6593_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6593_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6593_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6593_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6618_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2928_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6618_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6618_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6618_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5331_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6618_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6618_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6618_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6641_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6641_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6641_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6641_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5374_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6641_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6641_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6641_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6641_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6411_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6641_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6641_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6666_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3177_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6996_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8731_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6666_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6666_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6699_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6699_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3226_20 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6618_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7584_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6699_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6732_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6146_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3005_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6732_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6732_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6732_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5307_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6732_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6732_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6732_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5327_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7487_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6732_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7233_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6732_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6732_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6763_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7048_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6763_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6763_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6763_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6763_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6763_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6763_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6763_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5551_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6996_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9126_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6763_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6763_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6792_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6792_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6792_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6821_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7129_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3072_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6821_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6821_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6821_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6848_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6848_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5321_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6848_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6848_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6848_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2972_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3361_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5116_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6504_29 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6848_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6848_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6875_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6875_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6875_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6875_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_28 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6129_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7023_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6875_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6875_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6875_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6900_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7048_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6900_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6923_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5374_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6923_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6923_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6923_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6946_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6091_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6848_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5707_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6161_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6946_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6946_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6946_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6946_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6946_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6946_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6969_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6969_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6969_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6969_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6969_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6875_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6969_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6969_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7023_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6442_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5707_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7023_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7023_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7073_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2324_30 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2503_29 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7073_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7073_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7102_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7102_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7102_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7102_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7102_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5391_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5331_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9372_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7102_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7129_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7129_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6666_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3177_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7129_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7129_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7129_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_23 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3361_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7129_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7129_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7156_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2324_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6504_23 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5472_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7156_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7156_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7183_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7183_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7183_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7183_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5374_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6848_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7183_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7183_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7183_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_36 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7183_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7183_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7183_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7208_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7208_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6593_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7208_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7208_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5327_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6129_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7208_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7233_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6411_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5629_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5777_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7233_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7233_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7262_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6732_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7262_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7262_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7262_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5595_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7262_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7262_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7262_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7262_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7262_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7262_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7262_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7293_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5667_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7293_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7293_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7293_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8338_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5993_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6821_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7293_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7293_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7331_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7331_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7331_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7331_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7331_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7368_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5172_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6189_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7368_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7368_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5629_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7368_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7402_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7102_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7402_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7402_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7402_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7402_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7402_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7402_s3 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7428_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7428_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7428_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7428_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8338_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7428_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7428_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7428_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6018_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7428_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7428_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7428_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7453_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5307_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7453_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7453_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7453_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7453_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6618_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7453_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7453_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7487_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7487_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7818_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7487_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9292_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7520_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7520_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7520_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7520_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8448_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7520_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7520_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6018_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6732_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7553_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3271_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7553_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7553_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7553_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5161_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7553_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7553_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7553_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7553_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7584_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10478_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7584_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5342_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7584_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7584_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s4 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7617_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7617_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7617_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7617_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7520_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7208_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7617_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7617_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7617_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7617_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7644_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7208_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7644_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7644_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7644_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7644_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8731_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9333_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7644_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7644_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7671_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5374_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7671_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7671_s1 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7671_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10319_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7671_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7671_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7699_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6411_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7699_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7699_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7699_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6732_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7699_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7699_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7728_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7487_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7788_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7728_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7728_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7728_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7758_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6923_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7758_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7758_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7758_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7788_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6189_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6900_21 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7788_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7788_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7788_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7818_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7156_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7818_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7818_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7818_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_26 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7818_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7818_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7847_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6471_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7847_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7847_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7847_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5161_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7847_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7877_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6386_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7877_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5993_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7877_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7877_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7877_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8120_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7877_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7877_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7905_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5299_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6146_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7905_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7905_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7941_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7941_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7941_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7941_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7941_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7941_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7941_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7293_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7905_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7941_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7941_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7941_s3 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7975_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7975_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9579_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7975_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7975_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8007_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8007_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8007_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8038_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7129_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8038_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6129_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8038_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6335_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8038_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8038_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8038_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8067_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3542_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8067_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8067_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8067_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8094_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7758_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2648_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7520_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5607_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8094_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8094_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8094_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8094_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8094_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8120_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8120_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8120_s1 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8120_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8120_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8120_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8120_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7584_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8120_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8120_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8120_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6848_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6110_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8038_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8120_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8120_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8146_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8146_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8146_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7129_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2367_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8146_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8146_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8173_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8173_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8173_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8201_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_24 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6923_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8201_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8201_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8201_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7262_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8201_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8201_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8233_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6386_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6699_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8233_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8233_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8233_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8233_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10158_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8233_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8233_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8233_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8266_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5307_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8266_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8266_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8266_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8266_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6129_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8201_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8266_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8266_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8266_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8302_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5993_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8302_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8302_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_27 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_23 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8302_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8338_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8338_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8338_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8338_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8883_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8338_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8338_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8338_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8380_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8380_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8380_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8380_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10089_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8380_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6442_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7368_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7520_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8414_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6161_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5247_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8414_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8414_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8414_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9126_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8414_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8414_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8414_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2598_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5737_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8414_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8414_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8414_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8414_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8448_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6969_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8173_21 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8491_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5237_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8491_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7584_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8491_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8491_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8380_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8530_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8530_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8530_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8530_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9260_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8530_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8569_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3499_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8569_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8569_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8569_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6471_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2882_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8569_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8601_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5374_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8601_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6386_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8601_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8601_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8601_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8601_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8601_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8601_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8642_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6875_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6821_21 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8266_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8642_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8642_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8642_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8760_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8642_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8642_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8642_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8673_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8067_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6189_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6335_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8673_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8673_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8673_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9917_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8673_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8673_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8673_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8703_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8703_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6471_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7368_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8703_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8703_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8703_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8731_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8731_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8731_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8731_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8760_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8760_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8760_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8760_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8760_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8760_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8760_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8793_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7102_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8793_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5595_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6699_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10089_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8793_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8793_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8793_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8302_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6996_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8793_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8824_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6386_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5936_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8824_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8824_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8824_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8824_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8601_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8824_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8824_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8853_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5707_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6189_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8853_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8853_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8853_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3177_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6923_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8853_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8853_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8883_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6411_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8883_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8883_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8883_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5727_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8448_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3038_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8883_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8883_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8883_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8731_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7847_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8094_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8883_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8883_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8912_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6504_23 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8912_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8912_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8912_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5758_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8912_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8912_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8912_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8912_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8941_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8793_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8448_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8601_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8941_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8941_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8941_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8941_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3542_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_21 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7156_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8941_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8941_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8983_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6923_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8983_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8983_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8983_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6189_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5727_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8038_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8983_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8983_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8983_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5255_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8146_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8266_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8983_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8983_s4 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9020_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9020_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9020_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9020_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5132_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7644_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9020_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9020_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9020_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9020_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3542_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9372_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9020_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9020_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9056_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7905_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9056_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9056_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9056_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9056_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9056_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9090_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7102_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5132_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9090_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9090_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9090_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9090_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3317_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8120_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9090_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9090_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9090_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9126_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7102_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10124_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9126_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9126_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9126_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9126_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9160_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5181_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9160_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9160_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9160_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_25 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6361_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9751_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9160_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9160_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9194_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7331_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8414_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9194_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9194_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9194_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9228_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9228_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9228_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9228_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3542_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6504_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7487_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9228_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9228_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9228_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9228_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6411_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6068_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9228_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9228_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9260_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_32 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9260_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9260_s2 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9260_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6996_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9260_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9260_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9260_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9292_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5321_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3624_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9292_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9292_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9292_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9292_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9292_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9292_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_36 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8569_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9292_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9292_s4 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9333_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8302_21 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7487_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9333_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9333_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9333_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6504_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7818_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9333_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9333_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9333_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9372_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9372_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9372_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6533_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9372_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9413_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6875_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6303_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9413_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9413_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9413_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5637_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10020_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9413_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6411_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7183_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9452_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8233_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9452_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9452_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9452_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6335_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9452_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9452_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9452_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9452_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6593_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8038_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8530_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9452_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9452_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9452_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9495_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s2 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9495_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9495_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7262_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8302_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9495_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3584_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9495_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9538_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2972_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6969_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9538_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9538_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9538_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9538_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9579_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8146_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5247_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9579_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9579_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9579_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9228_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9579_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9579_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9579_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9579_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9579_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9626_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9626_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6821_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9495_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9626_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9626_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9626_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9626_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8302_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10054_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9626_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9626_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9626_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2837_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9670_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5148_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7758_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9670_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9670_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9715_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7788_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7644_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9715_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9715_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9715_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9715_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3624_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5255_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9715_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9715_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9715_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9751_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_27 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7975_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8414_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9751_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9751_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5823_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9751_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9799_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2697_29 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6946_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9799_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9799_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9799_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5607_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10089_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8146_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9799_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9799_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9799_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9839_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_29 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5619_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8569_19 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9839_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9839_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9839_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9839_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7368_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10020_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9626_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9839_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9839_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9839_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9879_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_27 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5391_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3142_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9879_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6471_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9879_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9879_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9879_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9917_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9917_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9917_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9917_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9917_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3038_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_20 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8983_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9917_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9917_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9954_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9954_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9954_s1 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9954_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9954_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9954_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9954_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6386_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7368_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9954_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9954_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9954_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9954_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9987_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5568_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5205_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7156_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8601_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9987_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9987_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10020_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10020_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10020_s1 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10020_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10020_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10020_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10020_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10020_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10020_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10020_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10020_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10054_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10054_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8146_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10054_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10054_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10089_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6018_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9260_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10089_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10089_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10124_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5758_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10124_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10124_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10124_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6091_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10124_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10124_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10124_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9987_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7208_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10124_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10124_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10124_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10124_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3107_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5277_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8673_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10124_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10124_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10158_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10158_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10158_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10158_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2324_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9413_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10158_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10158_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10158_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5357_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8491_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10158_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10158_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10202_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7584_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10202_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10202_s1 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10202_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6923_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10202_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10202_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10202_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10202_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10243_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6146_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10243_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10243_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10243_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10243_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8760_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5132_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6018_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10243_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10243_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10243_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10282_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10282_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6900_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8380_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6699_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10282_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10282_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10282_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6206_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5737_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7453_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10282_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10282_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10319_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9452_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10319_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10360_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5247_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10360_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10360_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10360_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10360_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_19 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6732_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10360_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10360_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10400_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5391_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6189_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6504_29 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7428_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10400_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10400_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10439_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3584_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10439_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10439_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10439_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9579_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10089_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10439_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10439_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10439_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10478_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10478_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2697_29 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7048_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10478_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10478_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10516_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7520_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8530_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10516_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10516_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10516_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10516_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10555_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7102_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_20 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7728_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10555_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10555_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10555_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5993_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8912_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9056_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9954_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10555_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10555_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11226_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11226_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11226_s3 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11386_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11290_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11386_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11386_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11387_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11291_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11387_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11387_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11387_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11387_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11387_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11387_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11388_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11292_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11388_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11388_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11388_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11388_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11388_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11388_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11389_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11293_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11389_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11389_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11389_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11389_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11389_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11389_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11390_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11294_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11390_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11390_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11390_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11390_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11390_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11390_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11391_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11295_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11391_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11391_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11391_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11391_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11391_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11391_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11392_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11296_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11392_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11392_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11392_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11392_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11392_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11392_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11393_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11297_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11393_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11393_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11393_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11393_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11393_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11393_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11394_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11298_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11394_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11394_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11394_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11394_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11394_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11394_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11395_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11299_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11395_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11395_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11395_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11395_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11395_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11395_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11396_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11300_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11396_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11396_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11396_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11396_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11396_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11396_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11397_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11301_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11397_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11397_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11397_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11397_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11397_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11397_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11398_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11302_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11398_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11398_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11398_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11398_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11398_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11398_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11399_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11303_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11399_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11399_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11399_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11399_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11399_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11399_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11400_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11304_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11400_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11400_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11400_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11400_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11400_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11400_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11401_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11305_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11401_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11401_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11401_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11401_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11401_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11401_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11402_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11306_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11402_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11402_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11402_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11402_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11402_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11402_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11403_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11307_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11403_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11403_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11403_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11403_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11403_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11403_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11404_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11308_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11404_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11404_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11404_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11404_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11404_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11404_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11405_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11309_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11405_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11405_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11405_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11405_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11405_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11405_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11406_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11310_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11406_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11406_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11406_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11406_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11406_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11406_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11407_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11311_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11407_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11407_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11407_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11407_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11407_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11407_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11408_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11312_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11408_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11408_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11408_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11408_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11408_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11408_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11409_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11313_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11409_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11409_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11409_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11409_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11409_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11409_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11410_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11314_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11410_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11410_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11410_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11410_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11410_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11410_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11411_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11315_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11411_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11411_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11411_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11411_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11411_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11411_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11412_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11316_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11412_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11412_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11412_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11412_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11412_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11412_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11413_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11317_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11413_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11413_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11413_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11413_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11413_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11413_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11414_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11318_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11414_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11414_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11414_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11414_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11414_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11414_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11415_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11319_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11415_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11415_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11415_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11415_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11415_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11415_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11416_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11320_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11416_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11416_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11416_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11416_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11416_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11416_s5 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11417_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11321_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11417_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11417_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11417_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11417_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11417_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11417_s5 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s2 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s3 .INIT=16'h0777;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/crc_be_d [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s4 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_19 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s5 .INIT=16'h007F;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12076_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ),
	.I1(\xgmac/local_fault_detect ),
	.I2(\xgmac/remote_fault_detect ),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12076_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12076_s1 .INIT=16'h0001;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12123_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12123_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s1 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12123_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12123_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s2 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12123_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12123_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s3 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_rx_ctrl/rx_mac_error_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_error ),
	.I1(\xgmac/u_xgmac_rx_ctrl/crc_error ),
	.I2(\xgmac/u_xgmac_rx_ctrl/control_error_latch ),
	.I3(\xgmac/u_xgmac_rx_ctrl/rx_statistics_control_error ),
	.F(\xgmac/u_xgmac_rx_ctrl/rx_mac_error_4 )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_error_s1 .INIT=16'h0001;
LUT3 \xgmac/u_xgmac_rx_ctrl/dword_shift_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/dword_shift_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/dword_shift_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/dword_shift_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/dword_shift_s4 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/control_error_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/control_error_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_error_s4 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/control_error_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.F(\xgmac/u_xgmac_rx_ctrl/control_error_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_error_s5 .INIT=16'h0100;
LUT3 \xgmac/u_xgmac_rx_ctrl/n12040_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12040_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12040_s3 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12039_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12039_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12039_s3 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12038_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12039_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12038_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12038_s3 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12036_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12039_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12036_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12036_s3 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n12034_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12036_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12034_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12034_s3 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12032_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12033_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12032_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12032_s3 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1499_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1229_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s3 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1498_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1497_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1498_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1497_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1497_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1498_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1498_s3 .INIT=16'h00F1;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1960_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1960_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1960_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1960_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1960_s2 .INIT=8'h0E;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1960_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1960_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1960_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1960_s3 .INIT=16'hFE00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1961_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1961_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1960_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1961_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1961_s2 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1961_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1960_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1961_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1961_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1961_s3 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1963_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1963_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1963_s3 .INIT=16'h1E00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1964_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1964_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1964_s2 .INIT=16'h2C00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12151_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12151_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s2 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12151_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12151_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s3 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_rx_ctrl/n251_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n251_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n251_s3 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n251_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n251_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n251_s4 .INIT=16'h4000;
LUT2 \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s5 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_2_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s6 .INIT=16'h1F00;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11290_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11290_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11290_s7 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_rx_ctrl/n789_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n789_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n789_s2 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n853_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n853_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n853_s3 .INIT=16'h0001;
LUT2 \xgmac/u_xgmac_rx_ctrl/n921_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n921_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n921_s2 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n930_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n930_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n930_s3 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1007_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [29]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1007_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1007_s3 .INIT=16'h0001;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1152_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [39]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1152_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1152_s2 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1161_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [44]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [45]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1161_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1161_s3 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1238_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [53]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [54]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1238_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1238_s3 .INIT=16'h0001;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1306_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [50]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [51]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1306_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1306_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1370_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [60]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1370_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1370_s3 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2004_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2004_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2004_s4 .INIT=8'hE0;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2276_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2276_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2276_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8380_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8530_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2411_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2324_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2324_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2324_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5189_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2367_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2324_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s11 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2324_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s12 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2276_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5425_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s13 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2411_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2411_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2411_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2411_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2411_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5197_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10282_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8146_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6533_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s14 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2457_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2457_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s10 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5758_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s14 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2503_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2503_31 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5707_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s12 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2547_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2547_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3542_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6161_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5374_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2547_21 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8038_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7129_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6091_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7520_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5551_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2741_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2648_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6996_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3542_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_27 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2697_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2697_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8201_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5500_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8067_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8601_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s11 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2741_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2741_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2741_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2741_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2741_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s9 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2741_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2741_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7208_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6533_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2741_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8302_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5707_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8448_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5391_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s15 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2791_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2791_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s8 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8233_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s12 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2837_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2837_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2837_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2837_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2837_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2837_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s10 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2276_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5534_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s13 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2837_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2697_25 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3271_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s14 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2882_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2882_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s11 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3317_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6386_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9917_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_32 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s12 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2928_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2928_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5500_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7331_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9954_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2928_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_17 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5936_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2972_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10478_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2837_21 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3005_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3005_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3005_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9413_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6996_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3005_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3005_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3005_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3005_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6900_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s10 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3038_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3072_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6666_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3072_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3107_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3107_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s10 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3142_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s11 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3177_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6225_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5321_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5116_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3226_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10054_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8491_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3226_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7183_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s8 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7102_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9626_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2503_21 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3407_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3317_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3317_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3317_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3317_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3317_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3317_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3361_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3361_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_30 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3361_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3407_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3407_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3407_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s8 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3407_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5247_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8491_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3407_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6411_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6504_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s10 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3454_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3454_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5255_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8760_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s7 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3454_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2928_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3499_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3499_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s6 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3499_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2276_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8120_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3499_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s10 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3542_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3542_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3542_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3542_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5161_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3542_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2598_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3584_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3584_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2697_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9917_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3584_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3624_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8703_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3499_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s7 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3624_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s8 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3624_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5148_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5148_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5148_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5172_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5172_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5189_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5189_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5189_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5197_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5197_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5197_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5255_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5255_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5255_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5267_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5267_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5267_s2 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5273_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5273_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5273_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5277_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5277_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5277_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5374_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5374_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5374_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5374_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5391_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5391_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5391_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5391_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5391_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5391_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5425_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5425_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5425_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5472_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5500_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5500_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5500_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5568_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5568_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5568_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5707_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5707_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5707_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5727_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5727_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5727_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5758_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5758_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5758_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5777_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5777_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5777_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5823_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5823_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5823_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5846_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5846_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5915_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10158_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5116_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5333_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6285_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5915_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5915_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5936_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5993_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5993_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n5993_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5993_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5391_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3107_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6091_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6091_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6091_s4 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6129_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6129_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6129_s5 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6161_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6161_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6161_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6245_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6245_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6245_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6285_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6285_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6285_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6335_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6335_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6335_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6335_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6335_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6335_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6335_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6335_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6335_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6386_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6386_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6386_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6442_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5758_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5758_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6442_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6442_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6471_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6471_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6471_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6504_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6533_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6533_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6533_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6562_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3542_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5267_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6562_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6593_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6593_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6593_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6641_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6641_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6641_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6666_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6666_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6666_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6699_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6699_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5374_15 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s6 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6763_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6763_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6763_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6792_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6792_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6792_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6848_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6848_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6848_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6875_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5758_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5374_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6875_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6875_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6900_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6946_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6946_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6946_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6969_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6969_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6969_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6996_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6996_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6996_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n6996_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6996_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6996_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7102_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7102_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7129_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7129_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7129_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7208_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7208_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7208_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7262_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2697_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8448_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5374_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5205_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7262_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7262_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7331_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7331_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5993_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2837_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s5 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7331_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2547_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7331_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7368_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5189_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7368_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s6 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7402_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7402_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7402_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7402_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9751_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5936_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7402_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7402_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7487_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8173_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7402_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7520_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7584_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7617_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8448_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_15 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7617_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7617_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7617_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7617_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7617_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7758_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7758_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7758_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7758_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7758_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7758_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7788_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6161_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7644_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7788_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7788_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7788_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7847_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7877_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7877_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7877_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7941_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2324_32 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7941_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7941_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7941_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7975_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6946_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5307_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5551_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s6 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8038_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8038_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8038_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5892_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s6 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8067_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8067_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8067_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8146_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8146_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8173_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8173_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8173_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5707_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8173_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10158_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6900_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6562_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s8 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8201_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8201_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8201_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8302_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8302_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8380_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8380_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8448_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8448_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8448_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3499_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8380_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8491_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8491_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8491_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10478_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8302_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s7 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8530_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8146_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3005_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s8 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8601_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8601_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8601_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8642_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7183_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10124_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8642_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8642_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8703_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8703_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8703_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8731_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8491_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8731_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8731_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8731_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8793_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8883_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8883_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8883_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8941_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8941_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8941_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9056_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9056_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9056_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9056_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6848_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9056_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9056_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9090_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8448_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3177_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5342_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7758_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9090_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9090_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9090_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7428_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5197_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5472_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9090_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9090_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9126_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_33 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5139_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9126_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9126_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9126_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7644_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9126_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9126_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9194_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9413_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8038_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9194_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9194_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9194_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9260_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5823_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9954_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6504_25 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9260_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9260_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9333_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10124_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9333_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9333_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9372_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8380_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5374_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3142_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9413_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9452_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3624_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8233_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9452_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9452_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9495_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9495_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s7 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9495_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9495_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9954_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6411_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_21 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9538_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9538_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9538_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9538_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9579_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5327_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5408_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9579_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9579_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9579_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2837_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5331_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7905_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9579_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9579_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9579_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7941_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9579_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9579_s5 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9626_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9626_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9626_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9626_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9626_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9626_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9626_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_30 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5148_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9333_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9879_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9626_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9626_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2837_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9670_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9670_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9715_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9715_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9715_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9715_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3499_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9495_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9715_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9715_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9715_s4 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9751_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9751_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9799_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9799_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9799_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9799_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9879_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9879_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9879_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3361_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9917_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9917_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9917_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9954_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_26 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9987_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9954_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9954_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_rx_ctrl/n9987_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9987_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9987_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9987_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5637_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8038_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9987_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9987_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10054_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10054_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10054_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10054_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5727_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5205_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10054_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10054_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10089_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2411_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10089_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5667_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10089_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s5 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10124_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10124_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10124_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10202_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5189_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2457_26 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10202_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10202_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10243_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8491_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3499_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10243_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10243_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10243_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6189_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6923_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9372_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10243_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10243_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10282_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10282_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10282_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10319_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7877_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9917_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10319_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10360_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5331_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7847_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10360_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10360_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10400_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2697_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5629_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10400_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10400_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10439_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9751_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10124_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10439_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10439_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10478_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10478_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10478_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n10020_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5408_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8414_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10020_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10516_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10516_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10516_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10516_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10516_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10516_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11386_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s6 .INIT=8'h01;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11386_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11386_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s8 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11387_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11387_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11387_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11388_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11388_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11388_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11389_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11389_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11389_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11390_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11390_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11390_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11391_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11391_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11391_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11392_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11392_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11392_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11393_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11393_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11393_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11394_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11394_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11394_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11395_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11395_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11395_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11396_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11396_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11396_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11397_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11397_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11397_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11398_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11398_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11398_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11399_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11399_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11399_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11400_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11400_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11400_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11401_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11401_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11401_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11402_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11402_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11402_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11403_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11403_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11403_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11404_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11404_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11404_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11405_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11405_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11405_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11406_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11406_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11406_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11407_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11407_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11407_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11408_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11408_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11408_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11409_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11409_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11409_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11410_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11410_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11410_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11411_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11411_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11411_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11412_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11412_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11412_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11413_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11413_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11413_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11414_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11414_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11414_s6 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11415_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11415_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11415_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11416_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11416_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11416_s6 .INIT=8'hAC;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11417_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11386_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11417_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11417_s6 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_22 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_23 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_24 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s6 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_25 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_26 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_27 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_28 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s7 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_29 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_30 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_31 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_32 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s8 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_33 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_34 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_35 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_36 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s9 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_37 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_38 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_39 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_40 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s10 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_41 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_42 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_43 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_44 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s11 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_45 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_46 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_47 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_48 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s12 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_49 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_50 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_51 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_52 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s13 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_53 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_54 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_55 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_56 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s14 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_57 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_58 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_59 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s15 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_60 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_61 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_62 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_63 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s16 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_64 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_65 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_66 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_67 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s17 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12123_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s4 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12123_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12123_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n12123_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s5 .INIT=16'h001F;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12123_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s6 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/dword_shift_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [36]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [38]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [39]),
	.F(\xgmac/u_xgmac_rx_ctrl/dword_shift_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/dword_shift_s5 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/dword_shift_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [32]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/dword_shift_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/dword_shift_s6 .INIT=16'h4000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1499_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1306_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s6 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1499_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1355_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1370_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s7 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1497_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1075_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s6 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1497_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n921_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s7 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1498_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1499_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1499_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1499_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1499_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1498_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1498_s5 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1960_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1961_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1960_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1960_s4 .INIT=16'hE000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1960_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1960_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1960_s6 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_rx_ctrl/n1961_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1961_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1961_s4 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1961_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1960_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1961_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1961_s5 .INIT=16'h2AA8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s4 .INIT=16'h0001;
LUT3 \xgmac/u_xgmac_rx_ctrl/n12151_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12151_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s5 .INIT=8'h0E;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12151_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s6 .INIT=16'h001F;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12151_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n12151_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s7 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s5 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n853_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n930_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1007_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s6 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1315_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1355_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s7 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1084_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1161_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s8 .INIT=16'h4000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2367_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s15 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2457_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s15 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2503_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s13 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2697_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s12 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2697_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s13 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2697_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2791_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s13 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3005_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s12 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3072_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3226_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s12 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3226_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s13 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3454_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s11 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n3584_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6699_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2367_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8067_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8448_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3407_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7331_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5273_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7331_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_rx_ctrl/n8731_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8731_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8731_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9194_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5161_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9194_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9194_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9372_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9538_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6848_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8793_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9538_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9538_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9715_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3499_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8067_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2882_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9715_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9715_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9799_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9495_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9799_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9799_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9879_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7402_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n9917_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6285_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10089_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5993_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9626_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5936_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10319_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3542_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9626_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10319_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10478_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6699_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8793_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5707_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11386_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s9 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_68 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_69 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_70 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_71 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s18 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_72 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_73 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_74 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_75 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s19 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_76 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_77 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_78 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_79 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s20 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s21  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_80 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_81 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_82 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s21 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s22  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_83 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_84 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_85 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_86 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_25 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s22 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s23  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_87 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_88 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_89 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_90 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_26 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s23 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s24  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_91 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_92 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_93 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_94 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_27 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s24 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s25  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_95 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_96 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_97 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_28 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s25 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s26  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_29 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s26 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s27  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_30 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s27 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s28  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_31 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s28 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s29  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_32 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s29 .INIT=16'h1428;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s30  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_98 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_99 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_100 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_33 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s30 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_rx_ctrl/n11962_s31  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_101 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_102 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_34 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s31 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s32  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_103 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_104 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_105 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_106 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_35 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s32 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s33  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_107 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_108 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_109 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_110 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_36 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s33 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s34  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_37 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s34 .INIT=16'h6000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s35  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_38 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s35 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s36  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_39 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s36 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s37  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_40 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s37 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s38  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_111 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_112 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_41 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s38 .INIT=16'h6000;
LUT2 \xgmac/u_xgmac_rx_ctrl/n11962_s39  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_113 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_114 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_42 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s39 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s40  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_115 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_116 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_117 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_118 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_43 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s40 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s41  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_119 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_120 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_121 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_122 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_44 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s41 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s42  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_123 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_124 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_125 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_126 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_45 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s42 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s43  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_127 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_128 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_129 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_130 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_46 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s43 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s44  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_131 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_132 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_133 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_134 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_47 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s44 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s45  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_135 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_136 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_137 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_48 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s45 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s46  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_138 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_139 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_140 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_141 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_49 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s46 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s47  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_142 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_143 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_144 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_145 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_50 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s47 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s48  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_146 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_147 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_148 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_149 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_51 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s48 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s49  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_150 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_151 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_152 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_52 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s49 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s50  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_53 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s50 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s51  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_54 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s51 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s52  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_55 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s52 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s53  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_56 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s53 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s54  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_153 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_154 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_57 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s54 .INIT=16'h6000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s55  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_155 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_156 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_157 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_158 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_58 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s55 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s56  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_159 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_160 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_59 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s56 .INIT=16'h6000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s57  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_60 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s57 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s58  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_61 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s58 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s59  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_62 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s59 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s60  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_63 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s60 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s61  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_64 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s61 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s62  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_161 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_162 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_163 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_164 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_65 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s62 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s63  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_165 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_166 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_167 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_168 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_66 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s63 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s64  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_169 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_170 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_171 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_172 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_67 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s64 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12123_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s7 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12123_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12123_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12123_s8 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s8 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s9 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12151_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12151_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12151_s10 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s9 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s10 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s11 .INIT=16'h0001;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1540_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1540_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1540_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s12 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_rx_ctrl/n7331_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_rx_ctrl/n10319_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s65  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_68 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s65 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s66  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_69 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s66 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s67  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_70 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s67 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s68  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_71 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s68 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s69  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_72 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s69 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s70  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_73 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s70 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s71  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_74 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s71 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s72  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_75 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s72 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s73  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_76 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s73 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s74  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_77 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s74 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s75  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_78 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s75 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s76  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_79 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s76 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s77  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_80 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s77 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s78  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_81 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s78 .INIT=16'h1428;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s79  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_173 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_174 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_82 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s79 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s80  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_83 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s80 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s81  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_84 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s81 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s82  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_85 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s82 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s83  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_86 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s83 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s84  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_87 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s84 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s85  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_88 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s85 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s86  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_89 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s86 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s87  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_90 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s87 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s88  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_91 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s88 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s89  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_92 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s89 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s90  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_93 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s90 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s91  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_94 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s91 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s92  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_95 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s92 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s93  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_96 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s93 .INIT=16'h1428;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s94  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_175 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_176 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_97 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s94 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s95  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_98 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s95 .INIT=16'h1400;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s96  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_99 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s96 .INIT=16'h1428;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s97  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_100 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s97 .INIT=8'h14;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s98  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_101 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s98 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s99  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_102 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s99 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s100  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_103 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s100 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s101  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_104 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s101 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s102  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_105 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s102 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s103  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_106 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s103 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s104  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_107 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s104 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s105  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_108 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s105 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s106  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_109 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s106 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s107  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_110 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s107 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s108  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_111 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s108 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s109  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_112 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s109 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s110  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_113 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s110 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s111  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_114 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s111 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s112  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_115 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s112 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s113  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_116 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s113 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s114  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_117 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s114 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s115  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_118 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s115 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s116  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_119 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s116 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s117  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_120 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s117 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s118  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_121 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s118 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s119  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_122 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s119 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s120  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_123 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s120 .INIT=16'h1400;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s121  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_124 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s121 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s122  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_125 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s122 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s123  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_126 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s123 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s124  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_127 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s124 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s125  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_128 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s125 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s126  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_129 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s126 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s127  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_130 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s127 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s128  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_131 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s128 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s129  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_132 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s129 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s130  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_133 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s130 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s131  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_134 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s131 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s132  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_135 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s132 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s133  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_136 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s133 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s134  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_177 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_178 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_137 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s134 .INIT=16'h6000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s135  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_138 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s135 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s136  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_139 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s136 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s137  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_140 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s137 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s138  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_141 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s138 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s139  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_142 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s139 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s140  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_143 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s140 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s141  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_144 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s141 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s142  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_145 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s142 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s143  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_146 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s143 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s144  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_147 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s144 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s145  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_148 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s145 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s146  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_149 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s146 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s147  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_150 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s147 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s148  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_151 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s148 .INIT=16'h1428;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s149  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_179 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_180 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_152 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s149 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s150  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_d [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_153 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s150 .INIT=16'h6000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n11962_s151  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_154 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s151 .INIT=8'h14;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s152  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_155 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s152 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s153  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_156 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s153 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s154  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_157 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s154 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s155  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_158 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s155 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s156  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_159 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s156 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s157  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_160 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s157 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s158  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_161 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s158 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s159  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_162 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s159 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s160  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_163 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s160 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s161  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_164 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s161 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s162  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_165 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s162 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s163  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_166 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s163 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s164  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_167 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s164 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s165  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11962_181 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11962_182 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n11962_183 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_184 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_168 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s165 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s166  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_169 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s166 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s167  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_170 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s167 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s168  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_171 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s168 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s169  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n11962_185 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_172 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s169 .INIT=16'h6000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [48]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [50]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s13 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s14 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s15 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s170  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_173 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s170 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s171  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_174 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s171 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s172  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_175 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s172 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s173  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_176 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s173 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s174  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_177 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s174 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s175  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_178 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s175 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s176  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_179 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s176 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s177  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_180 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s177 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s178  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_181 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s178 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s179  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_182 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s179 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s180  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_183 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s180 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s181  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_184 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s181 .INIT=16'h1428;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11962_s182  (
	.I0(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/crc_be_d [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n11962_185 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11962_s182 .INIT=16'h6000;
LUT4 \xgmac/u_xgmac_rx_ctrl/dword_shift_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/dword_shift_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/dword_shift_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n251_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/dword_shift_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/dword_shift_s7 .INIT=16'h80FF;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1007_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1007_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1007_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1007_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1007_s4 .INIT=16'h2000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1499_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1139_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1152_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s8 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1152_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1139_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1152_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1152_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1152_s3 .INIT=16'h7F00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1161_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [40]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [47]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1161_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1161_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1161_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1161_s4 .INIT=16'h2000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12033_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12036_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12033_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12033_s4 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12038_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n12016_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/frm_lgt [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12039_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12038_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12038_s4 .INIT=16'h1444;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1238_6 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s16 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1355_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1355_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1355_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1355_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1355_s4 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1355_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [62]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [63]),
	.F(\xgmac/u_xgmac_rx_ctrl/n1355_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1355_s5 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1497_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1497_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1075_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s8 .INIT=16'h1555;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1497_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n921_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1498_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s9 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n844_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s17 .INIT=16'h8000;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1498_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n844_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n844_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1498_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1498_s6 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1499_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1306_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1355_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1370_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s10 .INIT=16'h0777;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1960_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1961_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1960_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1960_s7 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3647_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2234_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2697_23 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3647_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3647_s2 .INIT=16'hEBBE;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3641_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2234_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2972_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2972_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3641_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3641_s2 .INIT=16'hBEEB;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3640_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2234_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3005_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3005_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3640_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3640_s2 .INIT=16'hEBBE;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2547_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s13 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3632_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2234_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3317_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3317_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3317_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3632_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3632_s2 .INIT=16'hBEEB;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3454_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3454_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3454_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5583_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5123_6 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5583_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5583_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5583_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6129_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6129_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6129_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5181_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5172_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6969_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5181_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5181_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n776_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n776_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n776_s3 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9538_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5237_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9538_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9538_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9538_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7487_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s8 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1497_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n998_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n998_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s10 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s14 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1497_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1499_13 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1229_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1497_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1497_s11 .INIT=16'h1555;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1584_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1584_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1584_s7 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1584_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1584_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1584_s8 .INIT=16'hBF40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1540_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1540_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1540_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1540_s18 .INIT=16'hFF40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1655_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1611_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1655_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1655_s7 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1655_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1611_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1655_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1655_s8 .INIT=16'hBF40;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1611_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1540_22 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1611_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1611_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1611_s3 .INIT=16'hFF40;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2457_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s16 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6043_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9670_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2598_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5148_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6043_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6043_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6043_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9670_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2598_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2598_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2598_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2741_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s16 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3005_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3005_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8448_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5727_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3142_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s13 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7975_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3499_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s13 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2411_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s15 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8146_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8380_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5568_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8380_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8380_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3542_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3542_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s12 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5197_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5197_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5197_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5197_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5267_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n7520_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5267_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5267_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6068_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5277_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6068_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6068_s5 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5315_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5315_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5315_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5315_s3 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5892_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5892_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5892_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8912_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5777_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8912_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8912_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5391_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5391_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5391_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5800_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5800_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5800_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6504_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3361_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7617_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5342_5 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7617_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7617_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5993_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5132_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9839_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9839_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9839_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6129_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5500_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5777_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6129_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6129_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3038_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10478_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6666_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5255_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10089_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6666_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6666_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6996_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6996_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6996_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10054_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5391_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10054_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10054_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3142_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s14 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7453_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7453_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7453_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7453_s8 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2503_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s16 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10054_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10054_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10054_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10054_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2928_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8302_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8302_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s9 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3177_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8302_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3177_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3177_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8491_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8491_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3038_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9987_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8793_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9987_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9987_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9987_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2503_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_25 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s18 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1963_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1960_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1960_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1963_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1963_s4 .INIT=16'h00FD;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2004_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2004_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2004_s5 .INIT=16'hFE00;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6562_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3038_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s12 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5277_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_27 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s19 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8703_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8703_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8703_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9413_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3407_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6821_21 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7617_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6969_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2648_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6969_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6969_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2547_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s14 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2741_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s17 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7129_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s17 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2697_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s17 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8146_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s9 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5327_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5327_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5327_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3072_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3624_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3624_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3624_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_25 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3271_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3005_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7671_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5629_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6504_25 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7671_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7671_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7487_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5391_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5629_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5391_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5391_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6189_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6189_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6189_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6189_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6189_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5299_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5299_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5299_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5299_s3 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7877_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6900_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7877_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7877_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6319_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5823_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8731_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6319_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6319_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5333_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5333_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5333_s2 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3072_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s12 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5595_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5595_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5595_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5425_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5425_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5425_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5425_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5357_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5425_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5425_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5472_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7975_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6593_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8233_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8233_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8233_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3584_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9126_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9126_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9126_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7487_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10319_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9056_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5205_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9056_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9056_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7553_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7553_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7553_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2882_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s14 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8173_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_27 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s19 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9413_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9413_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9413_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9987_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2324_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9987_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9987_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9020_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9020_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9020_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8673_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8673_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8673_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7905_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9333_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7905_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7905_s6 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10089_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7758_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6319_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10319_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7758_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7758_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5299_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7129_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_26 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s19 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3072_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2411_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2411_23 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_25 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n8146_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5307_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8038_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5534_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5534_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5534_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5534_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6900_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7644_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7644_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7644_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5551_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5551_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5551_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5123_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5123_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5123_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5295_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5295_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5295_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5295_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5289_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5116_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5289_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5289_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5139_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5139_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5139_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5139_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5637_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5637_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5637_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2367_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2367_28 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2367_s20 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5197_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5197_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5197_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9260_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7402_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9260_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9260_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9160_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9160_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9160_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5425_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5321_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5425_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5425_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5205_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5205_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5205_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5205_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5205_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7975_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7975_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7975_s9 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6129_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5247_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6129_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6129_s9 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5273_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5132_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5273_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5273_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5936_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3454_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5374_9 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3454_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5758_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5758_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5758_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6411_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2928_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6411_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6411_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6411_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5374_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5993_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s11 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5357_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5357_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5357_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3407_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3407_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3407_s11 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5619_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5619_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5619_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7183_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7183_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7183_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_29 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s20 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6146_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6146_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6146_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6018_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5707_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6018_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6018_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5892_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5247_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6996_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5892_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5892_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5869_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3542_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5869_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5869_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s15 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3499_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s15 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9751_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9751_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5551_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2547_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5551_13 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5551_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5551_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7847_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8912_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8912_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8912_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6923_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6923_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6923_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7129_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7129_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7129_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7520_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7520_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7520_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9799_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9751_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n7368_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9799_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9799_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7402_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7402_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7402_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2791_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s17 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8233_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8233_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8233_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5534_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5534_16 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5534_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5534_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6411_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6411_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6411_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7368_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7368_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8530_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8530_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8530_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8491_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8491_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8491_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7758_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3072_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7758_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7758_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8173_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3226_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s14 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7487_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10202_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3584_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8883_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10202_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10202_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8067_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2972_19 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6335_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8067_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8067_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3072_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s14 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10478_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2457_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_26 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s19 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9126_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9126_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9126_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10319_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10319_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10319_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10439_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10439_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10439_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2457_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_28 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s20 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2697_s22  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2697_33 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2697_s22 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8824_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8824_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8824_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6666_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2741_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6666_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6666_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8703_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8703_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8703_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9452_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9452_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9452_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8569_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5993_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8302_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_9 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2547_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s16 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5595_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5595_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5595_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6923_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6923_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6923_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9333_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9333_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9333_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3361_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8233_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8233_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8233_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8007_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5255_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7156_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8007_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8007_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3142_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3142_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3142_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3142_s15 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5595_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5595_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5595_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5161_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5161_13 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5161_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5161_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5161_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6471_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6471_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6471_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8703_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8703_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8703_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8703_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9538_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_30 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3226_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9538_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9538_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5116_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5116_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5116_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6442_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6442_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6442_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6442_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6442_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5800_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5800_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5800_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6386_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6091_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5955_9 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6386_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6386_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5645_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5645_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5645_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5205_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5205_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5205_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5408_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5408_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5408_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6411_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6411_22 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6386_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6411_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6411_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5181_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5181_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5181_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5181_s4 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5568_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5568_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5568_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5307_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5307_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5307_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5148_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2324_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5148_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5148_s4 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5283_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5283_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5283_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5261_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5261_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5261_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5687_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5687_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5687_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6068_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6068_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6068_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5637_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5637_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5637_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5315_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5255_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5315_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5315_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5342_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5342_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5342_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5342_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5342_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10020_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n3624_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3142_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10020_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10020_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9228_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9228_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9228_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5629_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5629_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5629_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5442_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5442_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5442_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6386_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6386_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6386_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6386_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6146_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_26 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s18 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2503_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_29 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s20 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5737_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5737_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5737_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5637_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5637_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5637_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5637_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5637_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5993_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2547_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_25 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s17 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3542_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3542_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3542_s13 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3107_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6699_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8414_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8414_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8414_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s12 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7293_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7293_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7293_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6533_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_11 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6533_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6533_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2741_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s18 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6699_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6699_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6699_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8266_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8266_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8266_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9917_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9917_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9917_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5534_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5534_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5534_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10478_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10478_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10478_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9292_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9292_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9292_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3107_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3038_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9495_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9495_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s12 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9495_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8448_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8448_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2457_s21  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_30 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s21 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7905_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7905_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7905_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s22  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_32 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s22 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6923_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6923_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6923_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8302_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6699_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s11 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6900_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8094_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8094_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8094_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5391_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5391_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5391_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3005_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3005_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3005_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8448_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8448_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8448_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8448_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5172_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5374_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6189_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6189_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6189_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7156_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6848_12 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7156_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7156_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7156_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5655_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5307_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5655_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5655_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5161_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5161_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5161_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5408_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5408_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5408_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5255_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5255_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5255_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5568_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5568_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5568_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7644_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7644_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7644_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5374_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5374_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5374_s12 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8201_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8201_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8201_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2503_s21  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2503_31 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2503_s21 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6848_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6848_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6848_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5472_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5472_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5472_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7156_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7156_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7156_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6821_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5595_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7847_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5727_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5727_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5727_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6792_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2697_33 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6792_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6792_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5707_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5707_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5707_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8760_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_26 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8760_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8760_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5277_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5277_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5277_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9333_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9333_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9333_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7584_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6900_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8067_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8067_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8067_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2837_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8673_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8673_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8673_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3361_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10020_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3584_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10020_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10020_s7 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2547_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2547_27 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2547_s18 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_28 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s19 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8038_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8038_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8038_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6110_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5487_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6110_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6110_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7262_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7262_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7262_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6848_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6848_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6848_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_27 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s19 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3454_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s12 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5737_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5737_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5737_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8338_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6792_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8703_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8338_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8338_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6641_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6641_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6641_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6821_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6091_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6091_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6091_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8094_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8094_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8094_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6303_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_24 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6303_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6303_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7453_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7453_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7453_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2741_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2741_26 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2741_s19 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9954_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9954_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9954_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s14 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5515_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5515_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5515_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5295_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5295_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5295_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7023_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7023_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7023_s5 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6900_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3454_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s11 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5247_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5247_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5247_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5132_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5132_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5132_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5132_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5172_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5172_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5172_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6593_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7644_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6593_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6593_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7073_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5255_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7073_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7073_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5595_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5595_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5595_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8731_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8731_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8731_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7183_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5172_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7183_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7183_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6411_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6411_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6411_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6225_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5161_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6225_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6225_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5255_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5255_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5255_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5255_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5255_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_30 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s20 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5132_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5132_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5132_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5677_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5677_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5677_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8094_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8094_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8094_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9879_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9879_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9879_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6285_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6285_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6285_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7553_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_26 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7553_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7553_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8569_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5892_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5892_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5892_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5247_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5247_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5247_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_29 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s20 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5846_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6161_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s9 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7208_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5225_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7208_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7208_s7 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6206_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6206_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6206_s3 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5299_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5299_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5299_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5247_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5247_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5247_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5247_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8642_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5515_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8094_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8642_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8642_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2324_s20  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_30 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s20 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5442_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5442_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5442_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5607_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5607_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5607_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7788_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7788_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7788_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5261_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5261_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5261_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5225_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5892_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5225_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5225_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6265_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5148_6 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5645_7 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6265_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6265_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5205_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5205_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5205_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6821_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9670_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9670_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9670_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2324_s21  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2324_32 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2324_s21 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5568_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5442_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5568_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5568_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5408_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5408_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5408_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8414_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8414_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8414_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7788_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7788_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7788_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6349_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6349_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6349_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6285_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2791_28 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6285_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6285_s6 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n9839_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5892_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9839_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9839_s7 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2276_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8146_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_8 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8146_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8146_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2598_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2598_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2598_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8266_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8266_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8266_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2648_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s11 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3038_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s15 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6900_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8173_21 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6900_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6900_s12 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5148_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5148_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5148_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7428_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7428_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7428_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5915_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5915_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5915_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5534_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5534_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5534_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6189_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6189_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6189_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5747_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5747_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5747_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5707_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5707_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5707_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5645_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5645_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5645_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7453_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7453_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7453_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6043_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6043_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6043_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5551_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5551_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5551_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5892_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5892_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5892_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5892_s9 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5727_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5727_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5727_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9751_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9751_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9751_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8983_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5697_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8983_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8983_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8760_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8760_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8760_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9372_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9372_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s8 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8338_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8338_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8338_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2972_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2972_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2972_s14 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2928_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s11 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7905_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7905_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7905_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5697_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5697_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5697_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5936_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5936_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5936_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3584_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3584_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3584_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7023_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6969_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5515_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7023_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7023_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3107_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7941_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7941_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7941_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7102_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s7 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6504_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_25 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s16 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7584_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6562_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7023_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7023_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7023_s7 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6792_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6792_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6792_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3271_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3271_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3271_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9839_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9839_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9839_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10400_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10400_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10400_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10400_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5161_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5161_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5161_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8569_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7584_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5408_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7584_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7584_s10 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5655_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5655_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5655_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n2837_s17  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2837_23 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2837_s17 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2882_s21  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2882_32 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2882_s21 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7728_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7728_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7728_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8569_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7975_15 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8569_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8569_s12 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6303_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6303_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6303_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3107_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2741_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3107_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3107_s13 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5629_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5629_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5629_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5629_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5846_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7048_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7048_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7048_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6146_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6146_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6146_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7553_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7553_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7553_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7102_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3454_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7102_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7102_s8 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8601_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8601_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8601_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7788_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7788_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7788_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6618_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6618_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6618_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9372_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9372_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9372_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7368_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7368_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7368_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n10089_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n10089_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10089_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6732_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2791_10 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6732_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6732_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8173_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8173_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8173_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6018_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6018_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6018_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5800_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5800_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5800_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6562_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7487_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3038_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n3038_26 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3038_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2457_s24  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2457_36 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2457_s24 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n8793_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s7 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6442_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6442_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6442_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7487_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7487_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7487_s12 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6129_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6129_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6129_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6110_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6110_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6110_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2648_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2648_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2648_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8731_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8731_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8731_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5846_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5846_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5846_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6946_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6946_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6946_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n7428_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7428_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7428_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5667_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5667_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5667_s3 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5515_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5515_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5515_s7 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5342_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6129_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5342_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5342_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5500_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5267_7 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5500_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5500_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5500_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6732_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6732_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6732_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6176_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5472_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6176_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6176_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6091_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5892_18 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6091_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6091_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6091_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12032_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12032_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12032_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12032_s4 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12033_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12033_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12033_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12033_s5 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12034_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12034_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12034_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12034_s4 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12036_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12036_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12036_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12036_s4 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12039_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [4]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12039_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12039_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12039_s4 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12040_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [3]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12040_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12040_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12040_s4 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12042_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/frm_lgt [1]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12042_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12042_s3 .INIT=16'h0770;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5955_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5955_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5955_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6411_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6411_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6411_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5777_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5777_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5777_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9495_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n9495_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9495_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6821_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6821_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6821_s12 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7233_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7233_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7233_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8793_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8793_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8793_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6533_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6533_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6533_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8673_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8673_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8673_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8673_s10 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n6562_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6562_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6562_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3226_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3226_9 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3226_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3226_s16 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6504_s18  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6504_29 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6504_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8302_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8302_21 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8302_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7156_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7156_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7156_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5777_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5777_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5777_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2791_s19  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2791_28 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2791_s19 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5758_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5758_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5758_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6471_s8  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6471_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6471_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6225_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6225_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6225_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8883_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n8883_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n8883_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8883_s6 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3625_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3624_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3625_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3625_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3626_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3584_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3626_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3626_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3627_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3542_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3627_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3627_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3628_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3499_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3628_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3628_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3629_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3454_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3629_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3629_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3630_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3407_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3630_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3630_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3631_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3361_18 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3631_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3631_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3633_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3271_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3633_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3633_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3634_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3226_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3634_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3634_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3635_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3177_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3635_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3635_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3636_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3142_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3636_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3636_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3637_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3107_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3637_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3637_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3638_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3638_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3638_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3639_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3038_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3639_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3639_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3642_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2928_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3642_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3642_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3643_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2882_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3643_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3643_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3644_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2837_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3644_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3644_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3645_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2791_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3645_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3645_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3646_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2741_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3646_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3646_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3648_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2648_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3648_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3648_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3649_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2598_16 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3649_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3649_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3650_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2547_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3650_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3650_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3651_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2503_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3651_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3651_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3652_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2457_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3652_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3652_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3653_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2411_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3653_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3653_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3654_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2367_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3654_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3654_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3655_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2324_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3655_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3655_s2 .INIT=8'hF8;
LUT3 \xgmac/u_xgmac_rx_ctrl/n3656_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n2276_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3656_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3656_s2 .INIT=8'hF8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2025_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_compare ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2025_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2025_s2 .INIT=16'h1500;
LUT3 \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_en ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_s4 .INIT=8'hEA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11417_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11417_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11417_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11417_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11417_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11416_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11416_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11416_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11416_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11416_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11415_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11415_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11415_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11415_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11415_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11414_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11414_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11414_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11414_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11414_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11413_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11413_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11413_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11413_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11413_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11412_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11412_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11412_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11412_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11412_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11411_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11411_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11411_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11411_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11411_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11410_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11410_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11410_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11410_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11410_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11409_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11409_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11409_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11409_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11409_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11408_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11408_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11408_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11408_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11408_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11407_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11407_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11407_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11407_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11407_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11406_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11406_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11406_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11406_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11406_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11405_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11405_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11405_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11405_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11405_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11404_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11404_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11404_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11404_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11404_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11403_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11403_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11403_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11403_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11403_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11402_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11402_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11402_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11402_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11402_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11401_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11401_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11401_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11401_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11401_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11400_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11400_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11400_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11400_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11400_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11399_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11399_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11399_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11399_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11399_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11398_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11398_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11398_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11398_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11398_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11397_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11397_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11397_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11397_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11397_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11396_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11396_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11396_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11396_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11396_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11395_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11395_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11395_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11395_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11395_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11394_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11394_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11394_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11394_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11394_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11393_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11393_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11393_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11393_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11393_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11392_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11392_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11392_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11392_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11392_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11391_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11391_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11391_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11391_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11391_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11390_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11390_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11390_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11390_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11390_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11389_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11389_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11389_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11389_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11389_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11388_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11388_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11388_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11388_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11388_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11387_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11387_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11387_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11387_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11387_s7 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n11386_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11386_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11386_8 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n11386_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n11386_s10 .INIT=16'h3AAA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n_state_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe3 [7]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe3 [0]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n2004_3 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n_state_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n_state_s4 .INIT=16'h55EA;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2234_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/crc_en ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2234_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2234_s2 .INIT=16'hC0EA;
LUT2 \xgmac/u_xgmac_rx_ctrl/n2234_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2234_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2234_s3 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12016_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n12076_4 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n12016_6 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12016_s2 .INIT=16'hEAC0;
LUT2 \xgmac/u_xgmac_rx_ctrl/n12016_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12016_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12016_s3 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_rx_ctrl/n12043_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0]),
	.F(\xgmac/u_xgmac_rx_ctrl/n12043_11 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n12043_s5 .INIT=16'h152A;
LUT3 \xgmac/u_xgmac_rx_ctrl/frm_lgt_12_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.I1(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.F(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_12_s5 .INIT=8'hEA;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1495_s2  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1499_19 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1499_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1497_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1495_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1495_s2 .INIT=8'h7F;
LUT3 \xgmac/u_xgmac_rx_ctrl/n1496_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n1499_17 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n1497_19 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1499_19 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1496_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1496_s3 .INIT=8'h70;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1499_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n921_4 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n1498_11 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1497_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1499_19 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1499_s11 .INIT=16'h0700;
LUT4 \xgmac/u_xgmac_rx_ctrl/n1498_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n844_5 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n844_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n1498_7 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n1498_13 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n1498_s7 .INIT=16'h007F;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2276_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n9987_12 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2276_14 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2276_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9579_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3072_16 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9579_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9579_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9579_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9579_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5823_s6  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5357_8 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5823_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5823_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7331_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8569_17 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7331_15 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7331_s10 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_rx_ctrl/n5161_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5161_15 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n8569_17 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5161_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5161_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5189_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6225_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5189_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5189_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5213_s1  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6225_11 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5213_5 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5213_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5225_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5892_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5225_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5225_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5139_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6206_7 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5139_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5139_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5457_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n10478_12 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3072_18 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5457_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5457_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5457_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6349_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6349_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6349_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6349_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7262_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n2882_24 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n6732_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n7262_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7262_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7262_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7262_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7905_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9333_16 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n7905_12 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7905_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7905_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n9452_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n8233_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n9452_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n9452_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n9452_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n9452_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5487_s3  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6189_14 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5487_7 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5487_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2928_s12  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5568_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n2928_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2928_s12 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3072_s15  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3072_22 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3072_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3072_s15 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3361_s11  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n3361_14 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3361_5 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3361_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3361_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3361_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3454_s13  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n3454_14 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n3454_6 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3454_20 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3454_s13 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7818_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6411_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7818_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7818_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5357_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.I2(\xgmac/u_xgmac_rx_ctrl/n5261_10 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5357_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n5357_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5357_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6161_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n2457_32 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n6161_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n6161_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n6161_8 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6161_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5993_s14  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22]),
	.I3(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5993_22 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5993_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n2411_s21  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6471_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n2411_31 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n2411_s21 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n6923_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.I2(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.F(\xgmac/u_xgmac_rx_ctrl/n6923_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n6923_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7644_s9  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7644_16 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7644_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n8601_s7  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.F(\xgmac/u_xgmac_rx_ctrl/n8601_12 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n8601_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n5892_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.F(\xgmac/u_xgmac_rx_ctrl/n5892_18 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n5892_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n10243_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.I1(\xgmac/u_xgmac_rx_ctrl/n5846_18 ),
	.I2(\xgmac/u_xgmac_rx_ctrl/n10243_4 ),
	.I3(\xgmac/u_xgmac_rx_ctrl/n10243_5 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n10243_9 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n10243_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7728_s5  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n6471_14 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n7728_10 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7728_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_rx_ctrl/n3499_s16  (
	.I0(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.I1(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.I3(\xgmac/u_xgmac_rx_ctrl/n5936_13 ),
	.F(\xgmac/u_xgmac_rx_ctrl/n3499_24 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n3499_s16 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_rx_ctrl/n7847_s10  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n5846_20 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14]),
	.I2(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.I3(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.F(\xgmac/u_xgmac_rx_ctrl/n7847_17 )
);
defparam \xgmac/u_xgmac_rx_ctrl/n7847_s10 .INIT=16'h9669;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg0 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1 )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg0_s0  (
	.D(rx_jumbo_ena_i),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg0 )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg0 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg1 )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_jumbo_ena_reg1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_7_s0  (
	.D(xgmii_rxc_i[7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_6_s0  (
	.D(xgmii_rxc_i[6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_5_s0  (
	.D(xgmii_rxc_i[5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_4_s0  (
	.D(xgmii_rxc_i[4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_3_s0  (
	.D(xgmii_rxc_i[3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_2_s0  (
	.D(xgmii_rxc_i[2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_1_s0  (
	.D(xgmii_rxc_i[1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg0_0_s0  (
	.D(xgmii_rxc_i[0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg0_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_63_s0  (
	.D(xgmii_rxd_i[63]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_62_s0  (
	.D(xgmii_rxd_i[62]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_61_s0  (
	.D(xgmii_rxd_i[61]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_60_s0  (
	.D(xgmii_rxd_i[60]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_59_s0  (
	.D(xgmii_rxd_i[59]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_58_s0  (
	.D(xgmii_rxd_i[58]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_57_s0  (
	.D(xgmii_rxd_i[57]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_56_s0  (
	.D(xgmii_rxd_i[56]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_55_s0  (
	.D(xgmii_rxd_i[55]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_54_s0  (
	.D(xgmii_rxd_i[54]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_53_s0  (
	.D(xgmii_rxd_i[53]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_52_s0  (
	.D(xgmii_rxd_i[52]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_51_s0  (
	.D(xgmii_rxd_i[51]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_50_s0  (
	.D(xgmii_rxd_i[50]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_49_s0  (
	.D(xgmii_rxd_i[49]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_48_s0  (
	.D(xgmii_rxd_i[48]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_47_s0  (
	.D(xgmii_rxd_i[47]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_46_s0  (
	.D(xgmii_rxd_i[46]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_45_s0  (
	.D(xgmii_rxd_i[45]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_44_s0  (
	.D(xgmii_rxd_i[44]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_43_s0  (
	.D(xgmii_rxd_i[43]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_42_s0  (
	.D(xgmii_rxd_i[42]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_41_s0  (
	.D(xgmii_rxd_i[41]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_40_s0  (
	.D(xgmii_rxd_i[40]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_39_s0  (
	.D(xgmii_rxd_i[39]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_38_s0  (
	.D(xgmii_rxd_i[38]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_37_s0  (
	.D(xgmii_rxd_i[37]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_36_s0  (
	.D(xgmii_rxd_i[36]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_35_s0  (
	.D(xgmii_rxd_i[35]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_34_s0  (
	.D(xgmii_rxd_i[34]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_33_s0  (
	.D(xgmii_rxd_i[33]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_32_s0  (
	.D(xgmii_rxd_i[32]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_31_s0  (
	.D(xgmii_rxd_i[31]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_30_s0  (
	.D(xgmii_rxd_i[30]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_29_s0  (
	.D(xgmii_rxd_i[29]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_28_s0  (
	.D(xgmii_rxd_i[28]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_27_s0  (
	.D(xgmii_rxd_i[27]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_26_s0  (
	.D(xgmii_rxd_i[26]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_25_s0  (
	.D(xgmii_rxd_i[25]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_24_s0  (
	.D(xgmii_rxd_i[24]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_23_s0  (
	.D(xgmii_rxd_i[23]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_22_s0  (
	.D(xgmii_rxd_i[22]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_21_s0  (
	.D(xgmii_rxd_i[21]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_20_s0  (
	.D(xgmii_rxd_i[20]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_19_s0  (
	.D(xgmii_rxd_i[19]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_18_s0  (
	.D(xgmii_rxd_i[18]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_17_s0  (
	.D(xgmii_rxd_i[17]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_16_s0  (
	.D(xgmii_rxd_i[16]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_15_s0  (
	.D(xgmii_rxd_i[15]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_14_s0  (
	.D(xgmii_rxd_i[14]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_13_s0  (
	.D(xgmii_rxd_i[13]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_12_s0  (
	.D(xgmii_rxd_i[12]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_11_s0  (
	.D(xgmii_rxd_i[11]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_10_s0  (
	.D(xgmii_rxd_i[10]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_9_s0  (
	.D(xgmii_rxd_i[9]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_8_s0  (
	.D(xgmii_rxd_i[8]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_7_s0  (
	.D(xgmii_rxd_i[7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_6_s0  (
	.D(xgmii_rxd_i[6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_5_s0  (
	.D(xgmii_rxd_i[5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_4_s0  (
	.D(xgmii_rxd_i[4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_3_s0  (
	.D(xgmii_rxd_i[3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_2_s0  (
	.D(xgmii_rxd_i[2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_1_s0  (
	.D(xgmii_rxd_i[1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg0_0_s0  (
	.D(xgmii_rxd_i[0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg0_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg1_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg1_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_reg1_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxc_reg0 [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_reg1 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_reg1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_63_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [63]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_62_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [62]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_61_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [61]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_60_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [60]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_59_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [59]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_58_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [58]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_57_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [57]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_56_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [56]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_55_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [55]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_54_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [54]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_53_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [53]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_52_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [52]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_51_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [51]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_50_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [50]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_49_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [49]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_48_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [48]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_47_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [47]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_46_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [46]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_45_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [45]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_44_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [44]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_43_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [43]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_42_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [42]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_41_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [41]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_40_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [40]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_39_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [39]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_38_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [38]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_37_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [37]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_36_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [36]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_35_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [35]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_34_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [34]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_33_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [33]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_reg1_32_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_reg0 [32]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_reg1 [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_reg1_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n325_4 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n326_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n327_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n328_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n329_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n330_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n331_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n332_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxc_align_reg [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxc_align_reg_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_63_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n333_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_62_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n334_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_61_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n335_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_60_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n336_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_59_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n337_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_58_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n338_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_57_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n339_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_56_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n340_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_55_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n341_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_54_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n342_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_53_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n343_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_52_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n344_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_51_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n345_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_50_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n346_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_49_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n347_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_48_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n348_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_47_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n349_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_46_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n350_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_45_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n351_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_44_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n352_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_43_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n353_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_42_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n354_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_41_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n355_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_40_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n356_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_39_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n357_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_38_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n358_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_37_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n359_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_36_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n360_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_35_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n361_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_34_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n362_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_33_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n363_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_32_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n364_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n365_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n366_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n367_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n368_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n369_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n370_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n371_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n372_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n373_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n374_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n375_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n376_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n377_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n378_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n379_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n380_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n381_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n382_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n383_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n384_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n385_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n386_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n387_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n388_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n389_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n390_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n391_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n392_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n393_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n394_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n395_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n396_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_align_reg_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_63_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [63]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_62_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [62]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_61_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [61]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_60_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [60]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_59_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [59]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_58_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [58]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_57_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [57]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_56_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [56]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_55_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [55]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_54_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [54]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_53_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [53]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_52_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [52]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_51_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [51]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_50_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [50]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_49_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [49]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_48_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [48]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_47_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [47]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_46_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [46]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_45_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [45]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_44_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [44]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_43_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [43]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_42_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [42]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_41_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [41]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_40_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [40]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_39_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [39]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_38_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [38]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_37_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [37]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_36_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [36]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_35_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [35]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_34_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [34]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_33_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [33]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_32_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [32]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [31]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [30]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [29]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [28]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [27]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [26]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [25]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [24]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [23]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [22]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [21]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [20]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [19]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [18]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [17]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [16]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [15]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [14]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [13]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [12]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [11]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [10]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [9]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [8]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_align_reg [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_63_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [63]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_62_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [62]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_61_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [61]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_60_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [60]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_59_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [59]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_58_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [58]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_57_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [57]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_56_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [56]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_55_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [55]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_54_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [54]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_53_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [53]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_52_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [52]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_51_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [51]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_50_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [50]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_49_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [49]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_48_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [48]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_47_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [47]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_46_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [46]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_45_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [45]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_44_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [44]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_43_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [43]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_42_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [42]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_41_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [41]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_40_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [40]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_39_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [39]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_38_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [38]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_37_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [37]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_36_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [36]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_35_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [35]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_34_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [34]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_33_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [33]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_32_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [32]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [31]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [30]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [29]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [28]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [27]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [26]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [25]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [24]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [23]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [22]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [21]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [20]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [19]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [18]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [17]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [16]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [15]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [14]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [13]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [12]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [11]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [10]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [9]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [8]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe1 [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe2_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_63_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [63]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_62_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [62]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_61_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [61]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_60_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [60]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_59_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [59]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_58_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [58]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_57_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [57]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_56_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [56]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_55_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [55]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_54_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [54]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_53_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [53]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_52_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [52]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_51_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [51]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_50_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [50]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_49_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [49]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_48_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [48]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_47_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [47]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_46_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [46]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_45_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [45]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_44_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [44]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_43_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [43]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_42_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [42]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_41_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [41]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_40_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [40]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_39_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [39]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_38_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [38]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_37_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [37]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_36_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [36]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_35_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [35]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_34_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [34]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_33_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [33]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_32_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [32]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [31]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [30]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [29]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [28]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [27]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [26]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [25]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [24]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [23]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [22]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [21]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [20]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [19]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [18]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [17]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [16]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [15]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [14]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [13]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [12]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [11]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [10]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [9]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [8]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rxd_pipe2 [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rxd_pipe3 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rxd_pipe3_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n766_4 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 )
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe2 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_not_terminate_pipe3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n776_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n789_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe1 [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe3_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe2 [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe3 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_start_hit_pipe3_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n831_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n844_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n853_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n908_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n921_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n930_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n985_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n998_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1007_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1062_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1075_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1084_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1139_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1152_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1161_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1216_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1229_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1238_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1293_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1306_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1315_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_idle_hit_pipe1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1355_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe1 [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe3_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe2 [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe3 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_sfd_hit_pipe3_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1370_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_error_hit_pipe1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1383_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_control_not_terminate_hit_pipe1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1495_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 )
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1496_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1497_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1498_13 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1499_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe1 )
);
defparam \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe1 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 )
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe1 [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe1 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 )
);
defparam \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe2 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_hit_pipe3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe2 [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/ch_terminate_loc_pipe3_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe2 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3 )
);
defparam \xgmac/u_xgmac_rx_ctrl/last_cycle_pipe3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/local_fault_pipe1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1540_24 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/local_fault_detect )
);
defparam \xgmac/u_xgmac_rx_ctrl/local_fault_pipe1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/local_fault_pipe2_s0  (
	.D(\xgmac/local_fault_detect ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/local_fault_pipe2 )
);
defparam \xgmac/u_xgmac_rx_ctrl/local_fault_pipe2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/local_fault_count_1_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1584_12 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/local_fault_count [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/local_fault_count_1_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/local_fault_count_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1584_14 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/local_fault_count [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/local_fault_count_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/remote_fault_pipe1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1611_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/remote_fault_detect )
);
defparam \xgmac/u_xgmac_rx_ctrl/remote_fault_pipe1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2_s0  (
	.D(\xgmac/remote_fault_detect ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2 )
);
defparam \xgmac/u_xgmac_rx_ctrl/remote_fault_pipe2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/remote_fault_count_1_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1655_12 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/remote_fault_count [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/remote_fault_count_1_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/remote_fault_count_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1655_14 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/remote_fault_count [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/remote_fault_count_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_valid_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/c_state ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_valid )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_valid_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_63_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1693_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_62_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1694_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_61_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1695_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_60_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1696_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_59_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1697_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_58_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1698_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_57_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1699_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_56_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1700_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_55_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1701_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_54_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1702_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_53_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1703_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_52_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1704_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_51_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1705_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_50_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1706_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_49_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1707_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_48_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1708_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_47_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1709_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_46_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1710_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_45_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1711_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_44_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1712_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_43_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1713_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_42_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1714_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_41_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1715_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_40_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1716_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_39_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1717_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_38_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1718_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_37_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1719_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_36_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1720_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_35_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1721_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_34_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1722_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_33_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1723_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_32_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1724_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1725_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1726_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1727_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1728_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1729_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1730_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1731_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1732_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1733_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1734_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1735_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1736_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1737_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1738_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1739_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1740_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1741_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1742_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1743_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1744_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1745_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1746_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1747_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1748_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1749_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1750_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1751_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1752_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1753_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1754_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1755_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1756_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1960_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1961_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1962_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1963_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1964_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1965_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n1966_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_last_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2004_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_mac_last )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_last_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/crc_compare_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2025_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/crc_compare )
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_compare_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3624_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3584_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3542_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3499_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3454_20 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3407_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3361_18 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3317_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3271_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3226_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3177_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3142_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3107_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3072_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3038_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3005_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2972_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2928_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2882_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2837_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2791_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2741_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2697_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2648_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2598_16 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2547_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2503_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2457_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2411_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2367_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2324_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2276_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out0 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out0_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5333_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5331_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5327_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5321_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5315_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5307_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5299_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5295_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5289_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5283_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5281_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5279_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5277_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5273_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5267_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5261_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5255_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5247_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5237_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5225_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5213_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5205_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5197_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5189_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5181_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5172_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5161_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5148_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5139_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5132_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5123_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5116_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out1 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5747_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5737_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5727_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5717_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5707_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5697_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5687_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5677_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5667_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5655_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5645_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5637_12 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5629_10 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5619_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5607_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5595_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5583_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5568_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5551_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5534_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5515_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5500_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5487_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5472_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5457_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5442_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5425_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5408_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5391_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5374_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5357_10 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5342_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out2 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out2_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6361_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6349_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6335_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6319_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6303_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6285_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6265_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6245_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6225_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6206_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6189_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6176_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6161_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6146_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6129_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6110_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6091_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6068_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6043_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6018_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5993_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5972_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5955_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5936_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5915_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5892_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5869_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5846_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5823_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5800_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5777_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n5758_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out3 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out3_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7233_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7208_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7183_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7156_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7129_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7102_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7073_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7048_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7023_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6996_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6969_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6946_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6923_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6900_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6875_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6848_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6821_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6792_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6763_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6732_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6699_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6666_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6641_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6618_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6593_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6562_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6533_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6504_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6471_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6442_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6411_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n6386_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out4 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out4_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8201_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8173_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8146_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8120_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8094_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8067_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8038_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8007_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7975_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7941_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7905_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7877_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7847_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7818_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7788_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7758_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7728_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7699_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7671_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7644_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7617_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7584_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7553_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7520_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7487_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7453_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7428_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7402_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7368_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7331_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7293_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n7262_12 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out5 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out5_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9292_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9260_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9228_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9194_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9160_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9126_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9090_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9056_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9020_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8983_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8941_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8912_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8883_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8853_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8824_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8793_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8760_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8731_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8703_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8673_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8642_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8601_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8569_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8530_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8491_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8448_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8414_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8380_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8338_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8302_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8266_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n8233_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out6 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out6_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_31_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10555_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_30_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10516_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_29_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10478_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_28_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10439_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_27_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10400_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_26_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10360_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_25_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10319_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_24_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10282_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_23_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10243_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_22_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10202_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_21_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10158_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_20_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10124_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_19_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10089_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_18_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10054_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_17_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n10020_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_16_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9987_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9954_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9917_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9879_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9839_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9799_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9751_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9715_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9670_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9626_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9579_10 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9538_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9495_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9452_12 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9413_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9372_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n9333_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_crc_out_en ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_crc_out7 [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_crc_out7_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/crc_be_d_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/crc_be [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_rx_ctrl/crc_be_d [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_d_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/crc_be_d_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/crc_be [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_rx_ctrl/crc_be_d [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_d_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/crc_be_d_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/crc_be [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_rx_ctrl/crc_be_d [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_be_d_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/crc_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11962_4 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/crc_compare ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/crc_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_15_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [12]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_14_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [11]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_13_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [10]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_12_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [9]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_11_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [8]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_10_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_9_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_8_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_7_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_6_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_5_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_4_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_3_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_2_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12077_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_1_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12078_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_0_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12079_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12076_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_latch [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_latch_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12123_3 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12117_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12151_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/control_error_latch_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/control_error ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12117_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/control_error_latch )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_error_latch_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_latch_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/n12117_3 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_latch )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_other_than_terminate_error_latch_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_frm_lgt_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12172_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_statistics_frm_lgt_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_frm_lgt_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_crc_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12173_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_statistics_crc_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_crc_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_control_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12174_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_statistics_control_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_control_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_control_other_than_terminate_error_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12175_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_statistics_control_other_than_terminate_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_control_other_than_terminate_error_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_valid_s0  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_last ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_last_o)
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_valid_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_63_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [63]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[63])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_63_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_62_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [62]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[62])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_62_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_61_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [61]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[61])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_61_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_60_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [60]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[60])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_60_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_59_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [59]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[59])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_59_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_58_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [58]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[58])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_58_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_57_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [57]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[57])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_57_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_56_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [56]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[56])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_56_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_55_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [55]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[55])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_55_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_54_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [54]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[54])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_54_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_53_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [53]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[53])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_53_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_52_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [52]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[52])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_52_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_51_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [51]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[51])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_51_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_50_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [50]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[50])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_50_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_49_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [49]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[49])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_49_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_48_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [48]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[48])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_48_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_47_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [47]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[47])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_47_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_46_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [46]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[46])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_46_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_45_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [45]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[45])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_45_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_44_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [44]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[44])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_44_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_43_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [43]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[43])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_43_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_42_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [42]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[42])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_42_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_41_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [41]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[41])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_41_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_40_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [40]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[40])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_40_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_39_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [39]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[39])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_39_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_38_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [38]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[38])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_38_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_37_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [37]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[37])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_37_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_36_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [36]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[36])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_36_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_35_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [35]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[35])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_35_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_34_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [34]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[34])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_34_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_33_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [33]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[33])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_33_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_32_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [32]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[32])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_32_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_31_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [31]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[31])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_31_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_30_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [30]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[30])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_30_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_29_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [29]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[29])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_29_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_28_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [28]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[28])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_27_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [27]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[27])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_27_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_26_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [26]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[26])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_26_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_25_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [25]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[25])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_25_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_24_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [24]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[24])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_23_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [23]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[23])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_23_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_22_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [22]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[22])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_22_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_21_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [21]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[21])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_21_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_20_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [20]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[20])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_20_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_19_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [19]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_19_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_18_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [18]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_17_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [17]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_16_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [16]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_15_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [15]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_14_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [14]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_13_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [13]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_12_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [12]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_11_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [11]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_10_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [10]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_9_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [9]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_8_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [8]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_7_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_6_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_5_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_4_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_3_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_2_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_1_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_data [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_data_o[0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_data_o_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_7_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_7_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_6_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_5_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_4_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_3_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_2_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_1_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_mask [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_byte_o[1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_valid ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_valid_o)
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_mask_o_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_mac_error_o_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_mac_error ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_mac_error_o)
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_mac_error_o_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_valid_o_s2  (
	.D(rx_mac_last_o),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_valid_o)
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_valid_o_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_19_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [19]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[19])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_19_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_18_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [18]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[18])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_17_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [17]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[17])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_16_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [16]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[16])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_15_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [15]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[15])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_14_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [14]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[14])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_13_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [13]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[13])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_12_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [12]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[12])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_11_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [11]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[11])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_10_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [10]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[10])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_9_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [9]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[9])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_8_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [8]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[8])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_7_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [7]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[7])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_6_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [6]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[6])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_5_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [5]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[5])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_4_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [4]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[4])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_3_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [3]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[3])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_2_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [2]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[2])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_1_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [1]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[1])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/rx_statistics_vector [0]),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(rx_statistics_vector_o[0])
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_statistics_vector_o_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg0_s0  (
	.D(rx_fcs_fwd_ena_i),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg0 )
);
defparam \xgmac/u_xgmac_rx_ctrl/rx_fcs_fwd_ena_reg0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/dword_shift_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n251_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/dword_shift_13 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/dword_shift )
);
defparam \xgmac/u_xgmac_rx_ctrl/dword_shift_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3625_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_30_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3626_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_30_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_29_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3627_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_29_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_28_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3628_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_27_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3629_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_27_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_26_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3630_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_26_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_25_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3631_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_25_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_24_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3632_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_23_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3633_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_23_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_22_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3634_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_22_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_21_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3635_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_21_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_20_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3636_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_20_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_19_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3637_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_19_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_18_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3638_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_17_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3639_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_16_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3640_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_15_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3641_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_14_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3642_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_13_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3643_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_12_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3644_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_11_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3645_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_10_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3646_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_9_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3647_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_8_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3648_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_7_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3649_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_6_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3650_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_5_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3651_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_4_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3652_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_3_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3653_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_2_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3654_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_1_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3655_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n3656_7 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_31_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/cal_64bit_crc_tmp_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_12_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12031_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_11_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12032_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_10_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12033_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_9_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12034_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_8_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12035_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_7_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12036_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_6_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12037_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_5_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12038_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_4_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12039_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_3_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12040_9 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_2_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12041_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_1_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12042_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/frm_lgt_12_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/control_error_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/control_error_8 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/control_error )
);
defparam \xgmac/u_xgmac_rx_ctrl/control_error_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11386_14 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [31])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_31_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_30_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11387_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [30])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_30_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_29_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11388_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [29])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_29_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_28_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11389_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [28])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_27_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11390_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [27])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_27_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_26_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11391_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [26])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_26_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_25_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11392_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [25])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_25_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_24_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11393_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [24])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_23_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11394_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [23])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_23_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_22_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11395_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [22])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_22_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_21_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11396_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [21])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_21_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_20_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11397_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [20])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_20_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_19_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11398_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [19])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_19_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_18_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11399_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [18])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_17_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11400_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [17])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_16_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11401_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [16])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_15_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11402_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [15])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_14_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11403_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [14])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_13_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11404_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [13])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_12_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11405_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [12])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_11_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11406_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [11])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_10_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11407_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [10])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_9_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11408_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [9])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_8_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11409_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [8])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_7_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11410_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [7])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_6_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11411_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [6])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_5_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11412_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [5])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_4_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11413_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [4])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_3_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11414_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [3])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_2_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11415_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [2])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_1_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11416_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [1])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/store_data_crc_0_s1  (
	.D(\xgmac/u_xgmac_rx_ctrl/n11417_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_xgmac_rx_ctrl/store_data_crc_31_9 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/store_data_crc [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/store_data_crc_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/c_state_s2  (
	.D(\xgmac/u_xgmac_rx_ctrl/n_state_12 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/c_state )
);
defparam \xgmac/u_xgmac_rx_ctrl/c_state_s2 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/crc_en_s5  (
	.D(\xgmac/u_xgmac_rx_ctrl/n2234_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/crc_en )
);
defparam \xgmac/u_xgmac_rx_ctrl/crc_en_s5 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_en_s5  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12016_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt_en )
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_en_s5 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_rx_ctrl/frm_lgt_0_s3  (
	.D(\xgmac/u_xgmac_rx_ctrl/n12043_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_xgmac_rx_ctrl/frm_lgt [0])
);
defparam \xgmac/u_xgmac_rx_ctrl/frm_lgt_0_s3 .INIT=1'b0;
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11290_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11290_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11226_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11290_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11291_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11291_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11227_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11291_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11292_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11292_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11228_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11292_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11293_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11293_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11229_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11293_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11294_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11294_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11230_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11294_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11295_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11295_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11231_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11295_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11296_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11296_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11232_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11296_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11297_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11297_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11233_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11297_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11298_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11298_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11234_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11298_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11299_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11299_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11235_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11299_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11300_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11300_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11236_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11300_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11301_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11301_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11237_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11301_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11302_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11302_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11238_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11302_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11303_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11303_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11239_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11303_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11304_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11304_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11240_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11304_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11305_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11305_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11241_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11305_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11306_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11306_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11242_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11306_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11307_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11307_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11243_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11307_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11308_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11308_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11244_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11308_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11309_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11309_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11245_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11309_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11310_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11310_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11246_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11310_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11311_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11311_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11247_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11311_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11312_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11312_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11248_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11312_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11313_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11313_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11249_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11313_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11314_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11314_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11250_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11314_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11315_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11315_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11251_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11315_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11316_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11316_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11252_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11316_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11317_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11317_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11253_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11317_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11318_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11318_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11254_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11318_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11319_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11319_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11255_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11319_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11320_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11320_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11256_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11320_6 )
);
MUX2_LUT5 \xgmac/u_xgmac_rx_ctrl/n11321_s4  (
	.I0(\xgmac/u_xgmac_rx_ctrl/n11321_8 ),
	.I1(\xgmac/u_xgmac_rx_ctrl/n11257_5 ),
	.S0(\xgmac/u_xgmac_rx_ctrl/n11321_9 ),
	.O(\xgmac/u_xgmac_rx_ctrl/n11321_6 )
);
INV \xgmac/u_xgmac_rx_ctrl/n472_s2  (
	.I(rx_rstn_i),
	.O(\xgmac/n472_6 )
);
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_reg_s0  (
	.D(tx_fault_ena_i),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_reg )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_reg_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_reg_s0  (
	.D(tx_ifg_delay_ena_i),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_reg )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_reg_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_7_s0  (
	.D(tx_ifg_delay_i[7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_6_s0  (
	.D(tx_ifg_delay_i[6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_5_s0  (
	.D(tx_ifg_delay_i[5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_4_s0  (
	.D(tx_ifg_delay_i[4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_3_s0  (
	.D(tx_ifg_delay_i[3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_2_s0  (
	.D(tx_ifg_delay_i[2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_1_s0  (
	.D(tx_ifg_delay_i[1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_0_s0  (
	.D(tx_ifg_delay_i[0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_reg_s0  (
	.D(local_fault_o),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_reg )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_reg_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_reg_s0  (
	.D(remote_fault_o),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_reg )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_reg_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_int_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_reg ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_int_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_int_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_reg ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fault_ena_int_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_int_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_reg ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_ena_int_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_reg [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_ifg_delay_int_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_int_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_reg ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/local_fault_detect_int_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_int_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_reg ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/remote_fault_detect_int_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_reg_s0  (
	.D(tx_fcs_fwd_ena_i),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_reg )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_sync/tx_fcs_fwd_ena_reg_s0 .INIT=1'b0;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/tx_alignment_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_s .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s0 .INIT=16'h030A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s0 .INIT=16'h110F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s0 .INIT=16'h3C55;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s0 .INIT=16'hC355;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I3(tx_mac_valid_i),
	.F(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_s0 .INIT=16'h1000;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_sub ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_s3 .INIT=4'hE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_sub ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_s3 .INIT=8'hF8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_s3 .INIT=4'hE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_reg ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_s3 .INIT=8'hF4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n158_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_reg ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n158_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n158_s1 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_s1 .INIT=8'h90;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n22_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n22_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n22_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n21_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n21_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n21_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n20_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n20_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n20_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n19_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n19_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n19_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n18_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n18_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n18_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n17_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n17_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n17_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_s1 .INIT=4'hB;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n24_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n24_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n24_s1 .INIT=4'hB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_1 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s2 .INIT=16'h8700;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s3 .INIT=16'h8700;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s1 .INIT=8'h41;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s2 .INIT=8'h90;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_1 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s1 .INIT=16'hC355;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s2 .INIT=8'hD2;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s3 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s1 .INIT=16'h0FDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s2 .INIT=16'h0080;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_1 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s1 .INIT=16'hC355;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s2 .INIT=16'hF708;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_1 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s1 .INIT=16'hC355;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s2 .INIT=8'hD2;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s1 .INIT=16'h0FEE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_data_columns_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s2 .INIT=8'h4D;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_s1 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_data_columns_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_s2 .INIT=16'h553C;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_s2 .INIT=16'hEF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_data_columns_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s5 .INIT=16'hB200;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s4 .INIT=8'h14;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_1 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s5 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s6 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s3 .INIT=16'hFE01;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_s4 .INIT=8'h78;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s3 .INIT=16'h0E01;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s3 .INIT=8'h41;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s4 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_s3 .INIT=8'h78;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_ifg_delay_int_Z [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_s3 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_s2 .INIT=16'h0001;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s6 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_1 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s5 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_s4 .INIT=16'h3D33;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s7 .INIT=16'hFB00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_alignment_Z_s3 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_s5 .INIT=16'h5C55;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_s6 .INIT=16'h5C55;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_s7 .INIT=16'h5C55;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n145_s4  (
	.I0(tx_mac_ready_o),
	.I1(tx_mac_last_i),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n145_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n145_s4 .INIT=8'h32;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_1 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_1 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_1 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_s8 .INIT=16'h8000;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n18_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n19_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n20_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n21_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n22_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_2_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n24_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_0_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_reg_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_reg )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_valid_reg_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n17_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_7_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n23_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns_1_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n102_3 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n103_3 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n104_11 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n105_3 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n106_11 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n107_9 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n108_3 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_7_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n109_5 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n158_5 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/current_alignment_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_sub_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_preamble_ena_mask_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_sub )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/ifg_columns_cnt_sub_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_mac_ready_o_s4  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n145_12 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_mac_ready_o)
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/tx_mac_ready_o_s4 .INIT=1'b0;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_data_columns_Z ),
	.I3(GND),
	.CIN(VCC),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n54_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n53_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n52_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n51_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [5]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n50_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [6]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n49_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_2 ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_s .ALU_MODE=1;
ALU \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/min_ifg_columns [7]),
	.I1(GND),
	.I3(GND),
	.CIN(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n48_2 ),
	.COUT(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_0_COUT ),
	.SUM(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n47_s .ALU_MODE=1;
INV \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_user_if/n6_s2  (
	.I(tx_rstn_i),
	.O(\xgmac/u_xgmac_tx_ctrl/n6_6 )
);
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(tx_mac_byte_i[4]),
	.F(\xgmac/u_xgmac_tx_ctrl/tx_data_columns_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s .INIT=16'h0CFE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 ),
	.I1(tx_mac_byte_i[7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s0 .INIT=16'hFFE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1113_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 ),
	.I1(tx_mac_byte_i[6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1113_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1113_s0 .INIT=16'hFFE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s0 .INIT=16'hFF10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s1 .INIT=16'h0BF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_s1 .INIT=16'h0BF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_s1 .INIT=16'h0BF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_s1 .INIT=16'h0BF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_s  (
	.I0(tx_mac_last_i),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_3 ),
	.F(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_s .INIT=16'h00F8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s6 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1300_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n30_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1300_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1300_s1 .INIT=16'h0708;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s2  (
	.I0(tx_mac_data_i[8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1174_s2  (
	.I0(tx_mac_data_i[9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1174_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1174_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1173_s2  (
	.I0(tx_mac_data_i[10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1173_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1173_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1172_s2  (
	.I0(tx_mac_data_i[11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1172_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1172_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1171_s2  (
	.I0(tx_mac_data_i[12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1171_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1171_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1170_s2  (
	.I0(tx_mac_data_i[13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1170_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1170_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1169_s2  (
	.I0(tx_mac_data_i[14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1169_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1169_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1168_s2  (
	.I0(tx_mac_data_i[15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1168_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1168_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_s2  (
	.I0(tx_mac_data_i[24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1158_s2  (
	.I0(tx_mac_data_i[25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1158_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1158_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1157_s2  (
	.I0(tx_mac_data_i[26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1157_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1157_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1156_s2  (
	.I0(tx_mac_data_i[27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1156_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1156_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1155_s2  (
	.I0(tx_mac_data_i[28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1155_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1155_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1154_s2  (
	.I0(tx_mac_data_i[29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1154_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1154_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1153_s2  (
	.I0(tx_mac_data_i[30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1153_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1153_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1152_s2  (
	.I0(tx_mac_data_i[31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1152_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1152_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_s2  (
	.I0(tx_mac_data_i[32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1150_s2  (
	.I0(tx_mac_data_i[33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1150_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1150_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1149_s2  (
	.I0(tx_mac_data_i[34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1149_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1149_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1148_s2  (
	.I0(tx_mac_data_i[35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1148_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1148_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1147_s2  (
	.I0(tx_mac_data_i[36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1147_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1147_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1146_s2  (
	.I0(tx_mac_data_i[37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1146_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1146_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1145_s2  (
	.I0(tx_mac_data_i[38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1145_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1145_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1144_s2  (
	.I0(tx_mac_data_i[39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1144_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1144_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_s2  (
	.I0(tx_mac_data_i[40]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1142_s2  (
	.I0(tx_mac_data_i[41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1142_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1142_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1141_s2  (
	.I0(tx_mac_data_i[42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1141_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1141_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1140_s2  (
	.I0(tx_mac_data_i[43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1140_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1140_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1139_s2  (
	.I0(tx_mac_data_i[44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1139_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1139_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1138_s2  (
	.I0(tx_mac_data_i[45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1138_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1138_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1137_s2  (
	.I0(tx_mac_data_i[46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1137_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1137_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1136_s2  (
	.I0(tx_mac_data_i[47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1136_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1136_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_s2  (
	.I0(tx_mac_data_i[48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1134_s2  (
	.I0(tx_mac_data_i[49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1134_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1134_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1133_s2  (
	.I0(tx_mac_data_i[50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1133_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1133_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1132_s2  (
	.I0(tx_mac_data_i[51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1132_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1132_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1131_s2  (
	.I0(tx_mac_data_i[52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1131_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1131_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1130_s2  (
	.I0(tx_mac_data_i[53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1130_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1130_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1129_s2  (
	.I0(tx_mac_data_i[54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1129_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1129_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1128_s2  (
	.I0(tx_mac_data_i[55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1128_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1128_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_s2  (
	.I0(tx_mac_data_i[56]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1126_s2  (
	.I0(tx_mac_data_i[57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1126_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1126_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1125_s2  (
	.I0(tx_mac_data_i[58]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1125_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1125_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1124_s2  (
	.I0(tx_mac_data_i[59]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1124_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1124_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1123_s2  (
	.I0(tx_mac_data_i[60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1123_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1123_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1122_s2  (
	.I0(tx_mac_data_i[61]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1122_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1122_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1121_s2  (
	.I0(tx_mac_data_i[62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1121_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1121_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1120_s2  (
	.I0(tx_mac_data_i[63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1120_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1120_s2 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n30_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n30_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n30_s1 .INIT=4'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s1 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_6 ),
	.I2(tx_mac_last_i),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s1 .INIT=16'h001F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s2 .INIT=16'hEF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_8 ),
	.I2(tx_mac_byte_i[5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s1 .INIT=16'h004F;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s2 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s1  (
	.I0(tx_mac_last_i),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(tx_mac_byte_i[4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s1 .INIT=16'h00F8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s2  (
	.I0(tx_mac_byte_i[5]),
	.I1(tx_mac_byte_i[6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s2 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_ack_Z_s0 .INIT=16'hC0CD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s8 .INIT=16'hFB0F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_s2 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s3 .INIT=16'hEF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_8 ),
	.I1(tx_mac_byte_i[3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_s3 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_8 ),
	.I1(tx_mac_byte_i[4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_s3 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_4 ),
	.I1(tx_mac_byte_i[5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_s3 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s2 .INIT=16'hFE7F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s4  (
	.I0(tx_mac_byte_i[5]),
	.I1(tx_mac_byte_i[6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s4 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s5 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s3  (
	.I0(tx_mac_byte_i[7]),
	.I1(tx_mac_byte_i[6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s3 .INIT=8'hD0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_8 ),
	.I1(tx_mac_byte_i[2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s4 .INIT=8'h0D;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(tx_mac_last_i),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s9 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_7 ),
	.I1(tx_mac_byte_i[0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_s4 .INIT=16'hA300;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s4 .INIT=16'hF200;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ),
	.I2(tx_mac_byte_i[1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s5 .INIT=8'hB0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_8 ),
	.I1(tx_mac_byte_i[2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_s4 .INIT=16'h5300;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_s4 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s5  (
	.I0(tx_mac_byte_i[3]),
	.I1(tx_mac_byte_i[0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s5 .INIT=8'h40;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s6  (
	.I0(tx_mac_byte_i[4]),
	.I1(tx_mac_byte_i[3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s6 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s7  (
	.I0(tx_mac_byte_i[7]),
	.I1(tx_mac_byte_i[5]),
	.I2(tx_mac_byte_i[6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s7 .INIT=8'h3A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s8  (
	.I0(tx_mac_byte_i[4]),
	.I1(tx_mac_byte_i[5]),
	.I2(tx_mac_byte_i[6]),
	.I3(tx_mac_byte_i[7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s8 .INIT=16'h0001;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s9  (
	.I0(tx_mac_byte_i[0]),
	.I1(tx_mac_byte_i[1]),
	.I2(tx_mac_byte_i[2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_s9 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s7  (
	.I0(tx_mac_byte_i[4]),
	.I1(tx_mac_byte_i[3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s7 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_s8 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_s10 .INIT=16'h4000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1301_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1301_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1301_s2 .INIT=16'h0EE0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_s1 .INIT=8'h02;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I2(tx_mac_byte_i[0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_s3 .INIT=8'hE0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I2(tx_mac_byte_i[1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_s3 .INIT=8'hE0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I2(tx_mac_byte_i[2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_s3 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s6 .INIT=16'h00FE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I2(tx_mac_byte_i[3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_s7 .INIT=8'hE0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_1_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(tx_mac_last_i),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_s4 .INIT=8'h20;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(tx_mac_last_i),
	.I2(tx_mac_byte_i[7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_s4 .INIT=16'hFB00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(tx_mac_last_i),
	.I2(tx_mac_byte_i[6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_s4 .INIT=16'hFB00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I3(tx_mac_last_i),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/tx_data_columns_Z_s3 .INIT=16'h1000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_0_s8  (
	.I0(tx_mac_last_i),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state_0_s8 .INIT=16'hFF10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1272_s3  (
	.I0(tx_mac_error_i),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1272_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1272_s3 .INIT=8'h20;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_s4 .INIT=16'hFF10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_s5 .INIT=16'hBCA8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_s5 .INIT=8'h17;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1302_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1302_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1302_s5 .INIT=16'hE814;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_s6  (
	.I0(tx_mac_data_i[16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_s6 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1166_s3  (
	.I0(tx_mac_data_i[17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1166_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1166_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1165_s3  (
	.I0(tx_mac_data_i[18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1165_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1165_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1164_s3  (
	.I0(tx_mac_data_i[19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1164_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1164_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1163_s3  (
	.I0(tx_mac_data_i[20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1163_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1163_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1162_s3  (
	.I0(tx_mac_data_i[21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1162_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1162_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1161_s3  (
	.I0(tx_mac_data_i[22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1161_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1161_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1160_s3  (
	.I0(tx_mac_data_i[23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1160_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1160_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_s6  (
	.I0(tx_mac_data_i[0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_s6 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1182_s3  (
	.I0(tx_mac_data_i[1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1182_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1182_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1181_s3  (
	.I0(tx_mac_data_i[2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1181_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1181_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1180_s3  (
	.I0(tx_mac_data_i[3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1180_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1180_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1179_s3  (
	.I0(tx_mac_data_i[4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1179_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1179_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1178_s3  (
	.I0(tx_mac_data_i[5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1178_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1178_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1177_s3  (
	.I0(tx_mac_data_i[6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1177_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1177_s3 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1176_s3  (
	.I0(tx_mac_data_i[7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1176_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1176_s3 .INIT=16'h0200;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_preamble_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_preamble_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_preamble_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1112_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1113_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1114_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1115_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1116_4 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1117_4 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1118_4 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1119_4 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_flag_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_63_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1120_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_62_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1121_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_61_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1122_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_60_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1123_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_59_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1124_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_58_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1125_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_57_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1126_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_56_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1127_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_55_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1128_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_54_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1129_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_53_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1130_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_52_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1131_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_51_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1132_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_50_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1133_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_49_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1134_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_48_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1135_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_47_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1136_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_46_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1137_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_45_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1138_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_44_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1139_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_43_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1140_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_42_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1141_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_41_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1142_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_40_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1143_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_39_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1144_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_38_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1145_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_37_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1146_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_36_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1147_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_35_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1148_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_34_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1149_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_33_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1150_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_32_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1151_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1152_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1153_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1154_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1155_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1156_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1157_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1158_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1159_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1160_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1161_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1162_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1163_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1164_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1165_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1166_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1167_12 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1168_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1169_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1170_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1171_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1172_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1173_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1174_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1175_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1176_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1177_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1178_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1179_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1180_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1181_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1182_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1183_12 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_Z [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_last_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/tx_data_ack_Z ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_data_last_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_data_last_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_error_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1272_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_error_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_error_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_alignment_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/tx_alignment_Z ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1280_5 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/send_alignment_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/send_alignment_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n_state [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/c_state_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1300_5 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_13 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1301_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_13 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_s4  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1299_11 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_3_s4 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_0_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/n1302_11 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_controller/dword_cnt_0_s3 .INIT=1'b0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_s0 .INIT=16'hFFB0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_s0 .INIT=8'hFE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_s0 .INIT=16'hFFB0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_s0 .INIT=16'h0530;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s0 .INIT=16'hF444;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s0 .INIT=8'h4F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s0 .INIT=8'h4F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s0 .INIT=8'h4F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_25 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s0 .INIT=16'hE0FF;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s0 .INIT=8'h4F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s0 .INIT=8'h4F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s0 .INIT=16'h8F88;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_25 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s0 .INIT=16'h40FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s0 .INIT=16'h10FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s0 .INIT=16'hB0FF;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s0 .INIT=8'h4F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s0 .INIT=16'hF4FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s0 .INIT=16'hF4FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s0 .INIT=16'hF8FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_23 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s0 .INIT=16'hB0FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s0 .INIT=16'hF8FF;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s0 .INIT=8'hF2;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s0 .INIT=8'hF4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s0 .INIT=8'hF2;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s0 .INIT=8'hF2;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s0 .INIT=16'hF8FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s0 .INIT=16'hFF04;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s0 .INIT=8'h4F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s0 .INIT=8'h4F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_20 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s0 .INIT=16'hF8FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s0 .INIT=16'hF8FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s0 .INIT=16'hF8FF;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s0 .INIT=8'h8F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s0 .INIT=8'h4F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s0 .INIT=16'h40FF;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_s0 .INIT=8'hF4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_s0 .INIT=16'hFAC0;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_s2 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_24 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_32 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_28 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_24 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_25 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_25 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_24 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_25 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s1 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_s1 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_s1 .INIT=4'h9;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s1 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_s1 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_s1 .INIT=4'h9;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9245_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9245_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9245_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_s1 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_32 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9275_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9275_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9275_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_s1 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9284_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9284_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9284_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s1 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s1 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s1 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_23 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_25 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s1 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s1 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s1 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s1 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s1 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s1 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s1 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s1 .INIT=4'h9;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s1 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_28 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s1 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s1 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s1 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s1 .INIT=4'h9;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_s2 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_s3 .INIT=16'hFAFC;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s14 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s11 .INIT=16'hE01F;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s15 .INIT=4'h9;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23974_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23974_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23974_s11 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_s2 .INIT=16'h004F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_s2 .INIT=16'h0B00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s2 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_s2 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_s2 .INIT=16'h0C0A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_s2 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24483_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24483_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24483_s2 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s2 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [33]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [34]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [35]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s2 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [37]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [39]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s2 .INIT=16'h8F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [42]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s2 .INIT=16'h0E00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s2 .INIT=16'h2F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s2 .INIT=16'h8F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [45]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_s2 .INIT=16'h5C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_s2 .INIT=16'h5C00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s2 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s2 .INIT=4'hB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s2 .INIT=8'hD0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [51]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s2 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s2 .INIT=16'h10FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s2 .INIT=16'h5C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s2 .INIT=16'h10FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s2 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24424_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [57]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24424_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24424_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24423_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [58]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24423_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24423_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_s2 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24421_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [60]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24421_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24421_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24420_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [61]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24420_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24420_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24419_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [62]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24419_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24419_s2 .INIT=16'hF444;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s2 .INIT=16'hF400;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_s2 .INIT=8'hB0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_s2 .INIT=16'h0B00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_s2 .INIT=16'h0B00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_s2 .INIT=8'hB0;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24576_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe3 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24576_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24576_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_s1 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_s2 .INIT=16'h1000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_s1 .INIT=16'h1C00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_s1 .INIT=8'hE1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_s2 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s1 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s2 .INIT=16'hF0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s3 .INIT=16'hEEF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s1 .INIT=8'h3A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s3 .INIT=16'h0DDD;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s1 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s2 .INIT=16'h0EEE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s1 .INIT=8'h3A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s2 .INIT=16'h0EEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s1 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s2 .INIT=16'h3A00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s4 .INIT=16'h0EEE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s1 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s2 .INIT=16'h0DDD;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s1 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s2 .INIT=16'h0EEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s1 .INIT=16'hBBF0;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s2 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s1 .INIT=16'h3A00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s2 .INIT=16'hE0EE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s3 .INIT=8'h70;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s1 .INIT=16'h0503;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s2 .INIT=16'h5300;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s3 .INIT=16'h0777;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s1 .INIT=16'hE0EE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s2 .INIT=16'hD300;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_28 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s3 .INIT=16'hF700;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s4 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_25 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s1 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s2 .INIT=16'hBF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s3 .INIT=16'hB0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s1 .INIT=16'h0EEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s2 .INIT=16'hE000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s3 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s1 .INIT=16'hCDC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s2 .INIT=16'h0D00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s3 .INIT=16'h0777;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s1 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s2 .INIT=16'h0E00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s3 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s1 .INIT=16'hEF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s3 .INIT=16'hB0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s2 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s3 .INIT=16'h0777;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s1 .INIT=16'h2C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s2 .INIT=16'h5F30;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_s3 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s1 .INIT=16'h5FC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s2 .INIT=16'h2C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s3 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s1 .INIT=16'h2C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s2 .INIT=16'hAFC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_s3 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s1 .INIT=16'h2C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s2 .INIT=16'hAFC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s3 .INIT=16'h5C00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s1 .INIT=16'h030A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s2 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s3 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s1 .INIT=16'h5333;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s2 .INIT=8'h70;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s1 .INIT=8'hD3;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s2 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s3 .INIT=16'hAFC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s4 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s1 .INIT=16'h0F77;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s3 .INIT=16'h0EEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s1 .INIT=16'h0F77;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s2 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s1 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s1 .INIT=16'hF0EE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s3 .INIT=16'h0BBB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s1 .INIT=8'h0D;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s3 .INIT=16'h0EEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s1 .INIT=16'hF3A0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s2 .INIT=16'hBF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s3 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s1 .INIT=16'h0F77;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s2 .INIT=16'h0BBB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s1 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s2 .INIT=16'hF350;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_s3 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_s1 .INIT=16'hF74B;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_s1 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_20 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s5 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_26 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_25 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_29 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_25 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s2 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_24 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_27 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s3 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_28 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_26 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_28 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s3 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_26 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_33 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_23 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_29 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_27 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_27 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_20 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_s2 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s3 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s2 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s3 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s3 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s3 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s4 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s3 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s3 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s2 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_31 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s4 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s3 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_28 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_30 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s5 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s3 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_31 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_29 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_29 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s5 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s5 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s2 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s3 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_24 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_28 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_29 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s2 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s3 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s3 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_28 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_31 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s2 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s3 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_23 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_26 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s2 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_27 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s3 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s2 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s5 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s3 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s2 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s2 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_25 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s2 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s2 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s3 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s3 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_22 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s2 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s15 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s15 .INIT=16'h7EE8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_24 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s16 .INIT=16'h90B0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s12 .INIT=16'h0280;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s13 .INIT=16'h0018;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s14 .INIT=16'h0007;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s15 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s15 .INIT=16'h7EE8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_23 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_24 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s16 .INIT=16'h90B0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_25 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_26 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s16 .INIT=16'hF100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_27 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_28 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_29 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s17 .INIT=16'h0007;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_s3 .INIT=8'hE7;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_s4 .INIT=4'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_s4 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s3 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_s3 .INIT=16'h4100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [32]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s3 .INIT=16'h5300;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s4 .INIT=16'hF400;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s5 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s3 .INIT=16'h000D;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s3 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s3 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s3 .INIT=16'h0FBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s4 .INIT=16'h007F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s3 .INIT=16'h000D;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s3 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s3 .INIT=16'hF0EE;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s4 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s3 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s5 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s3 .INIT=16'h001F;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s3 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [42]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s4 .INIT=16'h000B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s5 .INIT=16'hB0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [44]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s4 .INIT=16'hD0DD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s3 .INIT=16'h0007;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_s3 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s3 .INIT=16'hB000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [48]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s4 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s3 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [49]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s4 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [50]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s3 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s4 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s3 .INIT=16'hBF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s4 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_25 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s3 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [52]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s4 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [52]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s6 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s3 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [54]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s3 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s4 .INIT=16'h0305;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [54]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_s5 .INIT=16'h0777;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s3 .INIT=16'h00BF;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [55]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s4 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [56]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s3 .INIT=16'h770F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s4 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_s3 .INIT=16'hFE00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s3 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [63]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s5 .INIT=16'h8F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s5 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s6 .INIT=16'hBBF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s7 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s8 .INIT=16'h3A00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s9 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s4 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s6 .INIT=16'h0FBB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s3 .INIT=8'hC5;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s4 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s5 .INIT=16'hEEF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s3 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s4 .INIT=16'hF0EE;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s5 .INIT=4'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s6 .INIT=4'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s7 .INIT=4'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s8 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s3 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s4 .INIT=8'hC5;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s5 .INIT=16'h0FDD;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s3 .INIT=8'hC5;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s4 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s5 .INIT=16'hF077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s3 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s4 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s5 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s6 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s4 .INIT=16'hEEF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_31 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s6 .INIT=16'h0FDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_20 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_35 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s7 .INIT=16'h00F1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s8 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s9 .INIT=16'h0777;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s4 .INIT=16'h0FBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_27 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s5 .INIT=16'h030A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s6 .INIT=16'h0FBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_24 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_26 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s5 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s6 .INIT=16'h0FBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s5 .INIT=16'hF0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s7 .INIT=16'hCDC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s4 .INIT=16'hEEF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s5 .INIT=8'h01;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s6 .INIT=16'hC500;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s4 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s5 .INIT=16'h0007;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s6 .INIT=16'h0F77;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s7 .INIT=16'h3500;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_25 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s8 .INIT=8'hB0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s4 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s5 .INIT=16'hCA00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s6 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s8 .INIT=16'h3500;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_25 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s9 .INIT=8'hD0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s4 .INIT=16'hF0EE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s5 .INIT=16'hB0BB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s6 .INIT=8'h01;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s4 .INIT=16'hBBF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s5 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s3 .INIT=16'hF0EE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s4 .INIT=8'hAC;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s5 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s6 .INIT=16'h0BBB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s5 .INIT=16'hF0EE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s4 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_s3 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s4 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s5 .INIT=16'h0C05;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s8 .INIT=16'h7077;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s4 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s5 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s6 .INIT=16'hB0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s4 .INIT=16'h007F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s5 .INIT=8'h0D;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s7 .INIT=16'hB0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s4 .INIT=16'h030A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_s3 .INIT=8'hC5;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s10 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s13 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s10 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s11 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s14 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s11 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s8 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s10 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s11 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s13 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_23 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s14 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s9 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s11 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s12 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s13 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s10 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s11 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s12 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s13 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s15 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_29 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s16 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_28 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s6 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s10 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s6 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s7 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s10 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s11 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s13 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s14 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s15 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s10 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s11 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s12 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_23 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s13 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s8 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s12 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s8 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_31 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s11 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_31 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s8 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s6 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s8 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s8 .INIT=4'h9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s9 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_26 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s10 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s8 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s7 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s8 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s9 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s12 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_s3 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_s3 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s4 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s6 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s6 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s4 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s9 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s10 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s6 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s7 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s6 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s4 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s3 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s7 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s8 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s5 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s5 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_28 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_29 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s6 .INIT=8'h96;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s6 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_17 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_20 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s7 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s5 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s4 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s6 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s5 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s3 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s4 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s10 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s8 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s3 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_s4 .INIT=16'h9669;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s7 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s5 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s4 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s4 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s17 .INIT=16'h177F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_s18 .INIT=16'h7FFE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s15 .INIT=16'hFE80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s16 .INIT=16'hE800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_s17 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s17 .INIT=16'h177F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_s18 .INIT=16'h7FFE;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s18 .INIT=8'hE7;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_26 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s19 .INIT=16'h0280;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_27 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s20 .INIT=16'hFE80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s21 .INIT=16'hE800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_29 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_s22 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s7 .INIT=16'hF350;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s6 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [33]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s7 .INIT=16'hAC00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s5 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s6 .INIT=16'h0E00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s7 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s5 .INIT=16'h3A00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [35]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s6 .INIT=16'h5C00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s6 .INIT=8'hC5;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s7 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s8 .INIT=16'h4F00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s4 .INIT=16'hAC00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_s5 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s4 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s5 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [38]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_s6 .INIT=16'hAC00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s5 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s6 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s4 .INIT=16'hC500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s5 .INIT=16'hCA00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s6 .INIT=4'h2;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s5 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_4 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_s6 .INIT=16'h3A00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s5 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s6 .INIT=16'hC500;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_s4 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [48]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s5 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_s6 .INIT=16'hF400;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [49]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s5 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_s6 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s6 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s5 .INIT=16'h0FEE;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s6 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s4 .INIT=16'hEF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [55]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s5 .INIT=16'h3A00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_s6 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s5 .INIT=16'hF800;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s10 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s11 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s12 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s13 .INIT=16'h770F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s7 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s8 .INIT=8'h0D;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s9 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s10 .INIT=8'h0E;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s6 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s7 .INIT=16'h0305;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s8 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s5 .INIT=16'h0305;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s6 .INIT=16'h3500;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s7 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s9 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s10 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s11 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s12 .INIT=16'h0C0A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s6 .INIT=8'h3A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s8 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s6 .INIT=8'h0E;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s7 .INIT=16'hBBF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s8 .INIT=16'hF0BB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s9 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s7 .INIT=8'h01;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s8 .INIT=16'h0100;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s9 .INIT=8'hE0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s10 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s11 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s12 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_s13 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s10 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s11 .INIT=16'h0305;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s12 .INIT=8'h35;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_25 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s13 .INIT=8'h3A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_26 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s15 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s16 .INIT=16'h305F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_27 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_28 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_29 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s17 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s7 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s8 .INIT=8'h0D;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s9 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s10 .INIT=16'hBBF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s11 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s13 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s14 .INIT=8'h0D;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_25 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s15 .INIT=8'h35;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s8 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s9 .INIT=16'h0C05;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s12 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s13 .INIT=8'h0D;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s14 .INIT=8'h35;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s8 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s9 .INIT=16'hBBF0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_20 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s10 .INIT=16'h0FEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_21 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s11 .INIT=16'h0F77;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s8 .INIT=16'h3500;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s9 .INIT=16'h0305;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s10 .INIT=16'h5F30;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s11 .INIT=8'h01;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s12 .INIT=16'hF400;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s9 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s10 .INIT=4'h4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s11 .INIT=16'hCA00;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s12 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_s13 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s10 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s11 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s12 .INIT=16'hAFC0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s7 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s8 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s9 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_21 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s10 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s11 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s8 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s9 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s10 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s7 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s8 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s7 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s8 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s9 .INIT=16'h305F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s10 .INIT=16'h0FBB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s11 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s12 .INIT=4'h4;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s13 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s7 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s8 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s9 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s8 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s9 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s10 .INIT=16'hBF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s11 .INIT=16'h0C0A;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s12 .INIT=16'h0D03;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s5 .INIT=16'hBBF0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s6 .INIT=8'h35;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s15 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s12 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s13 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s15 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s8 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s11 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s15 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s11 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s14 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s11 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s13 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s10 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s10 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s13 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s14 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s9 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s6 .INIT=4'h6;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s11 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s6 .INIT=16'h6996;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s6 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_25 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_22 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_28 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [51]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_s7 .INIT=16'hF0EE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s11 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s12 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s9 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_s10 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s8 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_s9 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s13 .INIT=16'h3500;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s14 .INIT=8'h0E;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s15 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s16 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s17 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s18 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s19 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s20 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s9 .INIT=16'h770F;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s10 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s11 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s10 .INIT=16'hF0BB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_19 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s11 .INIT=16'h00F1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s12 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s13 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s19 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s20 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s21 .INIT=16'h0FBB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s22 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s23  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_26 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s23 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s24  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_27 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s24 .INIT=16'hE0EE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s25  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s25 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s26  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_29 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s26 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s16 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s17 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s18 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s19 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s20 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s21 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s22 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s15 .INIT=16'h305F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s16 .INIT=16'h0FBB;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s17 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s18 .INIT=16'hCA00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s19 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s12 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s13 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s14 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s15 .INIT=16'h770F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s16 .INIT=16'h0305;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s17 .INIT=16'h3500;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s18 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s12 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s13 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s14 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s15 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s16 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s17 .INIT=8'hCA;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s18 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s9 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s10 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s11 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s9 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s10 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s11 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s8 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s9 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s10 .INIT=8'hCA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s14 .INIT=8'hCA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s15 .INIT=16'hF0EE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s16 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_s17 .INIT=16'hCA00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_s17 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_s5 .INIT=8'h20;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_s6 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s8 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_s17 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s12 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8888_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8888_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8888_s2 .INIT=16'hEBBE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8881_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8881_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8881_s2 .INIT=16'hBEEB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8877_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8877_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8877_s2 .INIT=16'hEBBE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s7 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s19 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_31 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s20 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s15 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_s7 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s9 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s11 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s9 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_30 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s13 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_22 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s8 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s11 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s17 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_29 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s22 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s14 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s10 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_26 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s15 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s14 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s17 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_s8 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s18 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s8 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s12 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s14 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_26 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s19 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_s9 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s9 .INIT=8'h02;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_s5 .INIT=16'h0355;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s20 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s27  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_31 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s27 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_s12 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s14 .INIT=16'h0200;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [53]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_s6 .INIT=16'hF700;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_s8 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_s8 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24482_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24482_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24482_s4 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_s15 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s12 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s14 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s20 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s15 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s7 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_31 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s12 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9257_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9257_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9257_s2 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s17 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s10 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s16 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_26 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_27 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s19 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_s19 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s7 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s11 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s8 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_21 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s13 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_s7 .INIT=16'h001F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s7 .INIT=16'h03AA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s14 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_s18 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_28 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s17 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s13 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_s13 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s15 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_30 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s21 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s13 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_29 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s20 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_s4 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_s7 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_s9 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_30 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_32 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_s22 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s16 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s10 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s14 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_s6 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_s14 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_s16 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s16 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_29 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s15 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_s8 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s6 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s19 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9237_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9237_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9237_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_13 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s15 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_s16 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_s7 .INIT=16'h1000;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s8 .INIT=8'h02;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s6 .INIT=16'h0004;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s13 .INIT=8'h02;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_s4 .INIT=16'h0B00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_s5 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_26 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s18 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_s10 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s16 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s12 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s15 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s10 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_5 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_18 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_s4 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s11 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_27 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s19 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_s9 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_s15 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_s19 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s5 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s7 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s16 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_29 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_s20 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s12 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9279_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9279_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9279_s2 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_s3 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_31 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s21 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_s6 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_29 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_s7 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_23 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s14 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_s12 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_s3 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_s17 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_s7 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_s12 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s12 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_s15 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_s12 .INIT=16'hACAA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s11 .INIT=16'hACAA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_s5 .INIT=16'hACAA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s5 .INIT=16'hA3AA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_s14 .INIT=16'hACAA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_s4 .INIT=16'hBF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s6 .INIT=16'hACAA;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s9 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_s8 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_29 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_s21 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_33 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_s22 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s23  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_31 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_s23 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9248_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9248_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9248_s2 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_s4 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_s4 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s5 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s10 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s6 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_24 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_s3 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_22 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s12 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s12 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_s5 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s9 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_s15 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_s5 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s9 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_s8 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_17 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_s7 .INIT=16'h7077;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s13 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_s10 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s15 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_s5 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_s6 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_s3 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_s8 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_s7 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_s8 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s12 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_s5 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s16 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s13 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_19 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_s13 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s15  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_20 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_s15 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s18 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_s6 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_s6 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_s7 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_s9 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_s10 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s10 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_s13 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_s7 .INIT=8'h20;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_s7 .INIT=8'h20;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s7 .INIT=8'h02;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_s8 .INIT=16'h333A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s28  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s28 .INIT=8'h54;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_s5 .INIT=8'h01;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_5 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_s8 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_s12 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_18 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_18 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_24 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s17  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_s17 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_s8 .INIT=8'h69;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_s11 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s18  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_s18 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s11 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_s14 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_s9 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_s11 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_26 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s21 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s23  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_27 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_s23 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s29  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_35 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_s29 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_s14 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s16  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_s16 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_s12 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_s13 .INIT=16'h0100;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_30 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_s19 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_19 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_21 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_s13 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_s4 .INIT=16'hDF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_s8 .INIT=16'h0600;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [50]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_s7 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [44]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_s7 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [43]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_s9 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [40]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_s10 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [36]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_s9 .INIT=16'hF400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s9 .INIT=16'h0400;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s19 .INIT=16'h0E00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s22  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_28 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_s22 .INIT=16'h0E00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_s4 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_s10 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_s3 .INIT=8'h20;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s19  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_23 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_s19 .INIT=16'h0E00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s21  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_s21 .INIT=8'h40;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fcs_fwd_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_s4 .INIT=16'h0B00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_s6 .INIT=16'h0D00;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_s7 .INIT=8'h10;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_s12 .INIT=16'h10FF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8874_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_4 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8874_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8874_s3 .INIT=16'hEECF;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_42 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_s6 .INIT=4'hB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8875_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8875_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8875_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8876_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8876_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8876_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8878_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8878_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8878_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8879_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8879_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8879_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8880_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8880_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8880_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8882_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8882_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8882_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8883_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8883_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8883_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8884_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8884_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8884_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8885_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8885_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8885_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8886_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8886_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8886_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8887_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8887_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8887_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8889_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8889_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8889_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8890_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8890_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8890_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8891_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8891_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8891_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8892_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8892_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8892_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8893_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8893_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8893_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8894_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8894_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8894_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8895_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8895_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8895_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8896_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8896_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8896_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8897_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8897_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8897_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8898_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8898_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8898_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8899_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8899_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8899_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8900_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8900_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8900_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8901_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8901_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8901_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8902_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8902_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8902_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8903_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8903_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8903_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8904_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8904_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8904_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8905_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8905_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8905_s3 .INIT=16'hEAFB;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_s14 .INIT=16'hAAA9;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [59]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_s5 .INIT=16'h0008;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_33 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_s13 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_s6 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_28 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_s7 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_10 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_16 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_19 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_5 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_20 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_s12 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_s5 .INIT=16'hDF00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_s4 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_6 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_s5 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_s9 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_s10 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_s11 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_20 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_s10 .INIT=16'h9669;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_17 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_s7 .INIT=8'h96;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_17 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_s10 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_s11 .INIT=16'h9669;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s14  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_22 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_s14 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s20  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_25 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_s20 .INIT=16'hAB00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_s5 .INIT=16'h6996;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_s7 .INIT=16'h0004;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_flag_Z [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_63_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [63]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_63_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_62_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [62]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_62_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_61_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [61]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_61_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_60_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [60]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_60_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_59_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [59]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_59_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_58_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [58]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_58_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_57_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [57]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_57_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_56_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [56]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_56_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_55_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [55]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_55_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_54_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [54]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_54_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_53_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [53]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_53_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_52_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [52]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_52_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_51_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [51]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_51_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_50_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [50]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_50_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_49_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [49]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_49_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_48_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [48]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_48_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_47_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [47]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_47_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_46_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [46]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_46_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_45_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [45]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_45_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_44_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [44]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_44_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_43_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [43]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_43_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_42_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [42]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_42_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_41_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [41]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_41_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_40_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [40]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_40_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_39_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [39]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_39_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_38_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [38]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_38_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_37_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [37]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_37_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_36_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [36]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_36_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_35_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [35]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_35_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_34_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [34]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_34_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_33_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [33]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_33_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_32_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [32]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_32_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_31_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [31]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_31_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_30_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [30]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_30_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_29_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [29]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_29_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_28_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [28]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_27_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [27]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_27_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_26_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [26]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_26_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_25_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [25]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_25_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_24_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [24]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_23_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [23]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_23_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_22_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [22]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_22_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_21_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [21]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_21_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_20_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [20]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_20_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_19_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [19]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_19_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_18_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [18]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_17_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [17]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_16_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [16]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_15_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [15]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_14_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [14]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_13_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [13]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_12_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [12]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_11_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [11]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_10_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [10]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_9_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [9]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_8_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [8]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_Z [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_data_last_flag_Z ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_error_flag_Z ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_alignment_flag_Z ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe1 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe1 [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_63_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [63]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_63_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_62_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [62]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_62_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_61_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [61]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_61_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_60_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [60]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_60_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_59_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [59]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_59_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_58_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [58]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_58_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_57_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [57]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_57_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_56_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [56]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_56_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_55_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [55]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_55_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_54_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [54]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_54_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_53_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [53]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_53_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_52_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [52]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_52_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_51_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [51]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_51_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_50_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [50]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_50_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_49_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [49]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_49_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_48_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [48]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_48_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_47_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [47]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_47_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_46_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [46]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_46_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_45_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [45]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_45_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_44_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [44]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_44_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_43_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [43]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_43_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_42_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [42]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_42_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_41_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [41]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_41_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_40_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [40]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_40_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_39_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [39]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_39_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_38_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [38]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_38_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_37_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [37]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_37_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_36_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [36]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_36_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_35_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [35]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_35_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_34_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [34]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_34_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_33_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [33]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_33_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_32_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [32]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_32_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_31_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [31]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_31_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_30_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [30]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_30_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_29_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [29]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_29_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_28_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [28]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_27_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [27]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_27_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_26_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [26]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_26_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_25_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [25]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_25_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_24_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [24]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_23_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [23]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_23_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_22_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [22]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_22_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_21_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [21]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_21_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_20_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [20]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_20_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_19_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [19]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_19_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_18_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [18]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_17_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [17]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_16_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [16]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_15_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [15]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_14_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [14]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_13_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [13]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_12_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [12]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_11_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [11]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_10_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [10]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_9_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [9]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_8_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [8]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe1 [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe1 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe1 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe2 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe1 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe2 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe2 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe2 [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_flag_pipe3_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_63_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [63]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_63_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_62_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [62]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_62_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_61_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [61]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_61_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_60_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [60]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_60_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_59_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [59]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_59_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_58_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [58]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_58_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_57_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [57]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_57_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_56_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [56]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_56_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_55_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [55]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_55_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_54_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [54]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_54_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_53_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [53]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_53_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_52_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [52]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_52_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_51_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [51]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_51_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_50_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [50]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_50_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_49_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [49]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_49_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_48_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [48]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_48_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_47_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [47]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_47_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_46_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [46]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_46_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_45_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [45]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_45_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_44_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [44]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_44_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_43_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [43]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_43_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_42_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [42]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_42_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_41_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [41]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_41_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_40_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [40]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_40_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_39_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [39]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_39_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_38_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [38]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_38_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_37_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [37]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_37_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_36_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [36]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_36_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_35_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [35]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_35_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_34_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [34]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_34_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_33_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [33]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_33_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_32_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [32]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_32_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_31_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [31]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_31_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_30_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [30]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_30_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_29_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [29]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_29_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_28_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [28]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_27_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [27]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_27_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_26_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [26]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_26_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_25_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [25]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_25_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_24_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [24]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_23_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [23]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_23_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_22_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [22]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_22_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_21_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [21]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_21_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_20_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [20]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_20_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_19_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [19]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_19_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_18_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [18]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_18_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_17_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [17]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_16_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [16]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_16_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_15_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [15]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_15_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_14_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [14]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_14_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_13_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [13]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_13_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_12_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [12]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_12_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_11_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [11]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_11_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_10_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [10]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_10_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_9_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [9]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_9_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_8_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [8]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_8_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_7_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_6_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_5_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_4_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [3]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_2_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [2]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [1]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe2 [0]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_pipe3_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe2 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe3_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe2 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_alignment_flag_pipe3_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n322_14 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n323_20 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n324_23 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9194_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9195_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9196_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9197_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9198_15 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9199_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9200_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9201_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9202_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9203_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9204_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9205_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9206_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9207_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9208_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9209_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9210_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9211_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9212_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9213_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9214_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9215_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9216_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9217_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9218_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9219_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9220_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9221_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9222_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9223_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9224_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9225_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9226_10 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9227_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9228_14 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9229_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9230_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9231_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9232_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9233_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9234_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9235_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9236_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9237_6 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9238_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9239_11 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9240_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9241_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9242_9 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9243_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9244_8 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9245_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9246_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9247_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9248_6 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9249_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9250_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9251_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9252_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9253_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9254_8 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9255_8 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9256_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9257_6 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result1_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9258_15 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9259_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9260_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9261_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9262_10 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9263_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9264_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9265_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9266_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9267_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9268_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9269_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9270_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9271_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9272_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9273_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9274_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9275_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9276_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9277_12 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9278_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9279_6 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9280_10 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9281_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9282_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9283_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9284_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9285_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9286_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9287_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9288_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9289_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result2_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9290_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9291_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9292_8 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9293_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9294_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9295_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9296_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9297_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9298_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9299_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9300_12 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9301_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9302_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9303_11 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9304_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9305_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9306_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9307_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9308_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9309_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9310_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9311_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9312_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9313_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9314_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9315_10 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9316_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9317_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9318_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9319_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9320_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9321_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result3_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9322_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9323_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9324_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9325_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9326_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9327_16 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9328_18 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9329_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9330_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9331_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9332_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9333_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9334_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9335_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9336_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9337_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9338_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9339_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9340_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9341_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9342_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9343_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9344_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9345_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9346_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9347_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9348_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9349_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9350_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9351_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9352_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9353_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result4_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9354_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9355_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9356_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9357_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9358_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9359_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9360_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9361_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9362_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9363_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9364_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9365_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9366_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9367_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9368_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9369_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9370_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9371_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9372_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9373_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9374_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9375_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9376_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9377_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9378_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9379_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9380_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9381_9 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9382_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9383_20 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9384_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9385_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result5_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9386_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9387_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9388_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9389_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9390_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9391_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9392_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9393_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9394_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9395_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9396_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9397_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9398_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9399_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9400_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9401_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9402_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9403_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9404_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9405_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9406_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9407_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9408_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9409_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9410_10 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9411_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9412_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9413_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9414_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9415_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9416_12 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9417_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result6_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9418_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9419_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9420_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9421_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9422_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9423_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9424_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9425_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9426_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9427_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9428_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9429_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9430_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9431_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9432_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9433_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9434_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9435_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9436_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9437_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9438_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9439_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9440_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9441_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9442_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9443_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9444_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9445_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9446_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9447_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9448_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n9449_4 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result0_31_6 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_result7_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be [2]),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be [1]),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be [0]),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_cal_be_latch_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23974_14 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23975_22 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23976_20 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23977_23 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe2 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23992_5 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [1]),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [0]),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_data_last_flag_pipe3 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_state_byte_num_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_preamble_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_preamble_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24410_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24411_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24412_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24413_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24414_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24415_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24416_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24417_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_flag_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_63_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24418_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_62_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24419_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_61_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24420_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_60_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24421_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_59_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24422_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_58_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24423_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_57_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24424_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_56_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24425_11 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_55_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24426_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_54_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24427_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_53_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24428_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_52_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24429_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_51_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24430_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_50_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24431_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_49_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24432_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_48_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24433_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_47_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24434_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_46_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24435_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_45_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24436_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_44_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24437_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_43_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24438_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_42_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24439_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_41_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24440_12 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_40_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24441_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_39_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24442_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_38_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24443_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_37_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24444_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_36_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24445_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_35_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24446_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_34_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24447_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_33_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24448_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_32_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24449_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_32_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24450_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24451_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24452_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24453_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24454_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_27_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24455_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_26_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24456_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_25_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24457_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_24_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24458_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24459_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24460_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24461_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24462_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_19_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24463_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24464_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24465_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24466_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24467_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24468_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24469_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24470_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24471_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24472_16 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24473_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24474_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24475_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24476_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24477_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24478_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24479_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24480_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24481_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_data_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24482_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24483_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24484_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24485_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24289_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24290_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24291_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24489_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_term_flag_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24576_5 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_4 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_alignment_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_alignment_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_error_flag_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_error_flag_pipe3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_send_error_flag_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/send_preamble_flag_Z ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/send_preamble_flag_pipe1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_28_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8877_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_42 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_28_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_24_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8881_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_42 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_24_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_17_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8888_7 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_42 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_17_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24003_6 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_0_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n24004_6 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_1_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/c_state_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_s5  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8874_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_31_s5 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_30_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8875_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_30_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_29_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8876_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_29_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_27_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8878_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_27_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_26_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8879_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_26_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_25_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8880_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_25_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_23_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8882_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_23_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_22_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8883_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_22_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_21_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8884_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_21_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_20_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8885_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_20_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_19_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8886_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_19_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_18_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8887_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_18_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_16_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8889_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_16_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_15_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8890_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_15_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_14_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8891_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_14_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_13_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8892_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_13_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_12_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8893_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_12_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_11_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8894_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_11_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_10_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8895_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_10_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_9_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8896_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_9_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_8_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8897_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_8_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_7_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8898_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_7_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_6_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8899_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_6_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_5_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8900_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_5_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_4_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8901_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_4_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_3_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8902_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_3_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_2_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8903_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_2_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_1_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8904_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_1_s3 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_0_s3  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n8905_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/crc_tmp_0_s3 .INIT=1'b0;
LUT1 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23992_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/last_valid_num_pipe3 [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23992_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_crc/n23992_s2 .INIT=2'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_s0  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_5 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_3 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_s0 .INIT=4'h7;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s3 .INIT=16'hFF70;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_s2 .INIT=16'h00FE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_s2 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_s2 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_s2 .INIT=16'h00EF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_s2 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_s2 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_s2 .INIT=16'h00F4;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_s2 .INIT=16'hFF0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n615_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n615_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n615_s2 .INIT=16'hFF0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n614_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n614_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n614_s2 .INIT=16'hFF0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n612_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n612_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n612_s2 .INIT=16'hFF0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n611_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n611_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n611_s2 .INIT=16'hFF0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n610_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n610_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n610_s2 .INIT=16'hFF0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n675_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n675_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n675_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n669_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n669_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n669_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n667_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n667_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n667_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n661_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n661_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n661_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n659_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n659_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n659_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n651_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n651_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n651_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n643_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n643_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n643_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n637_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n637_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n637_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n635_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n635_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n635_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n629_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n629_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n629_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n627_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n627_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n627_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n619_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n619_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n619_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n618_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n618_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n618_s2 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n668_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n668_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n668_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n666_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n666_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n666_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n662_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n662_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n662_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n660_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n660_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n660_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n658_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n658_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n658_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n654_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n654_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n654_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n652_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n652_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n652_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n650_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n650_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n650_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n644_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n644_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n644_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n638_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [43]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n638_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n638_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n636_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n636_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n636_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n634_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n634_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n634_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n630_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [51]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n630_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n630_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n628_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n628_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n628_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n626_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [55]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n626_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n626_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n622_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n622_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n622_s2 .INIT=16'hF800;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n620_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [61]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n620_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n620_s2 .INIT=16'hF800;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n223_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n223_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n223_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n222_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n222_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n222_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n221_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n221_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n221_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n220_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n220_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n220_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n219_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n219_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n219_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n218_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n218_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n218_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n217_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n217_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n217_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n216_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n216_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n216_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n215_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n215_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n215_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n214_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n214_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n214_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n213_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n213_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n213_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n212_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n212_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n212_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n211_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n211_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n211_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n210_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n210_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n210_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n209_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n209_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n209_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n208_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n208_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n208_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n207_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n207_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n207_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n206_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n206_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n206_s1 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n205_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n205_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n205_s1 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s2 .INIT=8'h41;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s2 .INIT=16'h4114;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s2 .INIT=16'h010E;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s2 .INIT=16'h4114;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_s2 .INIT=8'h14;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_11 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s2 .INIT=16'h0708;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_s2 .INIT=8'h41;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s2 .INIT=16'h4114;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_s2 .INIT=8'h06;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s2 .INIT=16'h0D02;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_s2 .INIT=4'h1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s2 .INIT=16'h0708;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s2 .INIT=8'h14;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s2 .INIT=16'h4114;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_s2 .INIT=16'h1230;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_s2 .INIT=16'h0708;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_s1 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n677_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n677_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n677_s1 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n674_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_6 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n674_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n674_s1 .INIT=16'h008F;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_6 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_s1 .INIT=16'hFF0B;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_s1 .INIT=8'hF1;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n656_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n656_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n656_s1 .INIT=16'hFFB0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n624_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n624_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n624_s1 .INIT=16'hFFB0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n617_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n617_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n617_s2 .INIT=8'hBF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_4 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_s1 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_s2 .INIT=16'h0001;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_s4 .INIT=4'h8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_s4 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s4 .INIT=16'h0001;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s5 .INIT=16'h0001;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_s3 .INIT=8'h0B;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_s3 .INIT=16'h00EF;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_s3 .INIT=8'h10;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_s3 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_s4 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_s3 .INIT=8'h10;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_s3 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_s4 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_s3 .INIT=8'h10;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_s3 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_s3 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_s4 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_s3 .INIT=8'h10;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_s3 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_s4 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_s3 .INIT=8'h10;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_s3 .INIT=4'h4;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_s4 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_s3 .INIT=8'h10;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_s3 .INIT=8'h01;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_s3 .INIT=4'h1;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_s3 .INIT=4'h1;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s4 .INIT=8'h69;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s3 .INIT=16'h17E8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s4 .INIT=16'hE87E;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s5 .INIT=16'h7EE8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_18 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s3 .INIT=16'hBE00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s4 .INIT=16'h0EE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_8 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s5 .INIT=16'h53AC;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s3 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_s3 .INIT=16'hFCC8;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s4 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_11 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_s3 .INIT=16'h1777;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s4 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_s3 .INIT=16'hFE00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s3 .INIT=16'hBFC8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s4 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_8 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_7 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s5 .INIT=16'hE000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_8 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_s3 .INIT=16'hE01F;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s3 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [11]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s4 .INIT=16'h1FE0;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_11 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [12]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s3 .INIT=8'h78;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_8 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s4 .INIT=8'hE0;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s3 .INIT=16'hE000;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s4 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_s3 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [14]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_12 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_s3 .INIT=16'h8000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_7 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [15]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_s4 .INIT=16'h7F80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_s2 .INIT=8'h01;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_s2 .INIT=8'h07;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [36]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_s2 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_s2 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_error_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [2]),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_s2 .INIT=16'h0100;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s5 .INIT=4'h6;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s6 .INIT=16'h6996;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [0]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_s6 .INIT=8'h69;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s7 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_9 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [5]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s8 .INIT=16'hBE00;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_9 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s9 .INIT=16'h8EE8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s10 .INIT=8'h80;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s11  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s11 .INIT=4'h6;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_14 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_10 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_7 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s6 .INIT=8'h0D;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s7 .INIT=16'hE8FE;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s8 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s5 .INIT=16'hE000;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [5]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [6]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s5 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_s4 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_12 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_s4 .INIT=16'h7F80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_s5 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [11]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_s5 .INIT=16'h8000;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s5 .INIT=4'h8;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s12  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [0]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [1]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s12 .INIT=16'hE800;
LUT2 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s7 .INIT=4'h8;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_s7 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [8]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_13 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_s8 .INIT=8'h80;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s9  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_11 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s9 .INIT=16'h0600;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n647_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n647_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n647_s2 .INIT=16'hEFFF;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n613_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_term_flag_Z [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [4]),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_preamble_valid_4 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n613_7 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n613_s2 .INIT=16'hFF45;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s13  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_10 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [7]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_18 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_s13 .INIT=16'h9600;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_flag_Z [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_10 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_12 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_s7 .INIT=8'h96;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_s4 .INIT=8'h40;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_9 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_s6 .INIT=8'h80;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s10  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_s10 .INIT=8'h6A;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_s4 .INIT=8'h07;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_s3 .INIT=16'hF111;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_6 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_s3 .INIT=16'hF111;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n623_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [58]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n623_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n623_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_s4 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n631_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n631_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n631_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [48]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_s4 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n639_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [42]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n639_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n639_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_s4 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n655_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n655_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n655_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_s4 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n663_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n663_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n663_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_s4 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n671_s3  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n671_8 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n671_s3 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_data_Z [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_s4 .INIT=16'h0DDD;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_s4  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_7 ),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 ),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_9 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_s4 .INIT=16'h0EEE;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n1000_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [32]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n1000_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n1000_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n999_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [33]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n999_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n999_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n998_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [34]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n998_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n998_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n997_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [35]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n997_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n997_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n996_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [36]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n996_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n996_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n995_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [37]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n995_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n995_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n994_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [38]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n994_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n994_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n993_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [39]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n993_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n993_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n992_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [40]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [8]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n992_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n992_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n991_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [41]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [9]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n991_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n991_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n990_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [42]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [10]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n990_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n990_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n989_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [43]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [11]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n989_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n989_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n988_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [44]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [12]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n988_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n988_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n987_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [45]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [13]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n987_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n987_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n986_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [46]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [14]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n986_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n986_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n985_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [47]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [15]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n985_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n985_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n984_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [48]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [16]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n984_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n984_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n983_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [49]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [17]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n983_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n983_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n982_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [50]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [18]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n982_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n982_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n981_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [51]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [19]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n981_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n981_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n980_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [52]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [20]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n980_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n980_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n979_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [53]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [21]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n979_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n979_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n978_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [54]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [22]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n978_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n978_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n977_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [55]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [23]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n977_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n977_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n976_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [56]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [24]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n976_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n976_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n975_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [57]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [25]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n975_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n975_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n974_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [58]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [26]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n974_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n974_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n973_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [59]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [27]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n973_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n973_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n972_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [60]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [28]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n972_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n972_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n971_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [61]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [29]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n971_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n971_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n970_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [62]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [30]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n970_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n970_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n969_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [63]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [31]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n969_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n969_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n968_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [32]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n968_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n968_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n967_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [33]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n967_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n967_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n966_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [34]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n966_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n966_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n965_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [35]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n965_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n965_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n964_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [36]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n964_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n964_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n963_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [37]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n963_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n963_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n962_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [38]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n962_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n962_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n961_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [39]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n961_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n961_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n960_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [8]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [40]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n960_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n960_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n959_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [9]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [41]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n959_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n959_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n958_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [10]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [42]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n958_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n958_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n957_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [11]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [43]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n957_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n957_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n956_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [12]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [44]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n956_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n956_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n955_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [13]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [45]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n955_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n955_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n954_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [14]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [46]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n954_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n954_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n953_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [15]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [47]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n953_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n953_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n952_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [16]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [48]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n952_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n952_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n951_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [17]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [49]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n951_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n951_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n950_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [18]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [50]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n950_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n950_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n949_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [19]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [51]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n949_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n949_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n948_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [20]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [52]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n948_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n948_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n947_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [21]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [53]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n947_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n947_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n946_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [22]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [54]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n946_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n946_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n945_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [23]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [55]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n945_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n945_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n944_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [24]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [56]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n944_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n944_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n943_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [25]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [57]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n943_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n943_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n942_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [26]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [58]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n942_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n942_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n941_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [27]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [59]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n941_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n941_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n940_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [28]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [60]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n940_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n940_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n939_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [29]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [61]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n939_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n939_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n938_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [30]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [62]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n938_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n938_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n937_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [31]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [63]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n937_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n937_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n936_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [4]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [0]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n936_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n936_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n935_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [5]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [1]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n935_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n935_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n934_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [6]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n934_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n934_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n933_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [7]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [3]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n933_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n933_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n932_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [0]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [4]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n932_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n932_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n931_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [1]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [5]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n931_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n931_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n930_s1  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [2]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [6]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n930_5 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n930_s1 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n929_s2  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [7]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n929_6 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n929_s2 .INIT=16'hAAAC;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_s5  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error ),
	.I1(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I3(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_10 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_s5 .INIT=16'h3222;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/local_fault_detect_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_s7 .INIT=8'hEA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error ),
	.I3(\xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_14 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_s7 .INIT=16'h5450;
LUT3 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_s7  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.I1(\xgmac/u_xgmac_tx_ctrl/tx_fault_ena_int_Z ),
	.I2(\xgmac/u_xgmac_tx_ctrl/remote_fault_detect_int_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_15 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_s7 .INIT=8'hEA;
LUT4 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s6  (
	.I0(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3]),
	.I1(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2]),
	.I2(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_16 ),
	.I3(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [4]),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_11 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_s6 .INIT=16'h6A00;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n144_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n145_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n146_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n147_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n148_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n149_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n150_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n151_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n152_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n153_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n154_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n155_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n156_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n157_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n158_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n200_3 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid_o_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_valid_o)
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_valid_o_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n205_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_18_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n206_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_17_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n207_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_16_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n208_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n209_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n210_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n211_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n212_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_11_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n213_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_10_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n214_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_9_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n215_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_8_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n216_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n217_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n218_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n219_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n220_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_3_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n221_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n222_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n223_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(tx_statistics_vector_o[0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_statistics_vector_o_0_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n611_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_6_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n612_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_5_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n613_7 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_4_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n614_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_3_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n615_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_2_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n616_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_1_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n617_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_0_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_63_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n618_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_62_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n619_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_61_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n620_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_60_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n621_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_59_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n622_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_59_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_58_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n623_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_58_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_57_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n624_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_57_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_56_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n625_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_56_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_55_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n626_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_54_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n627_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_53_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n628_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_52_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n629_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_51_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n630_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_51_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_50_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n631_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_50_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_49_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n632_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_49_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_48_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n633_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_48_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_47_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n634_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_46_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n635_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_45_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n636_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_44_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n637_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_43_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n638_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_43_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_42_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n639_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_42_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_41_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n640_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_41_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_40_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n641_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_40_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_39_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n642_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_38_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n643_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_37_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n644_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_36_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n645_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_35_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n646_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_35_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_34_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n647_7 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_34_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_33_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n648_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_33_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_32_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n649_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_32_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n650_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n651_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n652_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n653_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n654_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_27_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n655_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_26_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n656_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_25_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n657_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_24_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n658_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n659_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n660_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n661_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n662_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_19_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n663_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_18_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n664_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_17_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n665_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_16_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n666_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n667_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n668_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n669_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n670_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_11_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n671_8 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_10_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n672_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_9_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n673_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_8_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n674_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n675_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n676_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n677_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n678_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_3_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n679_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_2_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n680_9 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_1_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n681_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_0_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/crc_send_alignment_flag_Z ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/alignment_tmp_d1_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [7]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [6]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [5]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [4]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1 [4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_d1_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_63_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [63]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_62_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [62]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_61_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [61]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_60_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [60]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_59_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [59]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_59_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_58_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [58]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_58_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_57_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [57]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_57_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_56_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [56]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_56_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_55_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [55]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_54_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [54]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_53_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [53]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_52_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [52]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_51_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [51]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_51_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_50_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [50]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_50_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_49_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [49]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_49_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_48_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [48]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_48_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_47_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [47]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_46_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [46]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_45_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [45]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_44_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [44]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_43_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [43]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_43_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_42_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [42]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_42_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_41_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [41]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_41_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_40_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [40]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_40_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_39_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [39]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_38_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [38]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_37_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [37]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_36_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [36]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_35_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [35]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_35_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_34_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [34]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_34_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_33_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [33]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_33_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_32_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp [32]),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(GND),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1 [32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_tmp_d1_32_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n929_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_7_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n930_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_6_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n931_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_5_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n932_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_4_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n933_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_3_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n934_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_2_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n935_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_1_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n936_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txc_o[0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_0_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_63_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n937_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[63])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_63_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_62_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n938_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[62])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_62_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_61_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n939_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[61])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_61_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_60_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n940_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[60])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_60_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_59_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n941_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[59])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_59_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_58_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n942_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[58])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_58_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_57_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n943_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[57])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_57_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_56_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n944_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[56])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_56_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_55_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n945_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[55])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_55_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_54_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n946_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[54])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_54_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_53_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n947_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[53])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_53_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_52_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n948_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[52])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_52_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_51_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n949_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[51])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_51_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_50_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n950_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[50])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_50_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_49_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n951_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[49])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_49_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_48_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n952_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[48])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_48_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_47_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n953_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[47])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_47_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_46_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n954_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[46])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_46_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_45_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n955_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[45])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_45_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_44_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n956_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[44])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_44_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_43_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n957_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[43])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_43_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_42_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n958_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[42])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_42_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_41_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n959_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[41])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_41_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_40_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n960_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[40])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_40_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_39_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n961_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[39])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_39_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_38_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n962_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[38])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_38_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_37_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n963_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[37])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_37_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_36_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n964_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[36])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_36_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_35_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n965_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[35])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_35_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_34_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n966_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[34])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_34_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_33_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n967_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[33])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_33_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_32_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n968_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[32])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_32_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_31_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n969_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[31])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_31_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_30_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n970_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[30])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_30_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_29_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n971_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[29])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_29_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_28_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n972_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[28])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_28_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_27_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n973_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[27])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_27_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_26_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n974_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[26])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_26_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_25_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n975_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[25])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_25_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_24_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n976_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[24])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_24_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_23_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n977_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[23])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_23_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_22_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n978_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[22])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_22_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_21_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n979_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[21])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_21_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_20_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n980_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[20])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_20_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_19_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n981_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[19])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_19_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_18_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n982_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[18])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_18_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_17_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n983_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[17])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_17_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_16_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n984_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[16])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_16_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n985_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_15_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_14_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n986_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[14])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_14_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_13_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n987_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[13])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_13_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_12_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n988_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[12])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_12_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_11_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n989_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[11])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_11_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_10_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n990_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[10])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_10_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_9_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n991_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[9])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_9_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_8_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n992_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[8])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_8_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n993_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_7_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_6_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n994_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[6])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_6_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_5_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n995_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[5])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_5_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_4_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n996_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[4])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_4_s0 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_3_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n997_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[3])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_3_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_2_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n998_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[2])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_2_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_1_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n999_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[1])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_1_s0 .INIT=1'b1;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_0_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n1000_5 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(xgmii_txd_o[0])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txd_0_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_15_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n143_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt [15])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/frame_lgt_15_s0 .INIT=1'b0;
DFFPE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_7_s0  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n610_6 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.PRESET(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp [7])
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/txc_tmp_7_s0 .INIT=1'b1;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s1  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_16 ),
	.CLK(xgtx_clk_i),
	.CE(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_8 ),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_error_propagation_s1 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_s6  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_10 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_local_fault_error_s6 .INIT=1'b0;
DFFCE \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_s6  (
	.D(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_14 ),
	.CLK(xgtx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/u_xgmac_tx_ctrl/n6_6 ),
	.Q(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/tx_remote_fault_error_s6 .INIT=1'b0;
LUT1 \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_s8  (
	.I0(\xgmac/u_xgmac_tx_ctrl/crc_send_preamble_flag_Z ),
	.F(\xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_16 )
);
defparam \xgmac/u_xgmac_tx_ctrl/u_xgmac_tx_framer/n179_s8 .INIT=2'h1;
LUT4 \xgmac/u_link_fault_state/n11_s2  (
	.I0(\xgmac/u_link_fault_state/col_cnt [7]),
	.I1(\xgmac/u_link_fault_state/n11_7 ),
	.I2(\xgmac/u_link_fault_state/n11_8 ),
	.I3(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/n11_6 )
);
defparam \xgmac/u_link_fault_state/n11_s2 .INIT=16'h0730;
LUT2 \xgmac/u_link_fault_state/seq_cnt_0_s21  (
	.I0(\xgmac/u_link_fault_state/seq_cnt [1]),
	.I1(\xgmac/u_link_fault_state/seq_cnt [0]),
	.F(\xgmac/u_link_fault_state/seq_cnt_0_40 )
);
defparam \xgmac/u_link_fault_state/seq_cnt_0_s21 .INIT=4'h6;
LUT3 \xgmac/u_link_fault_state/seq_cnt_0_s22  (
	.I0(\xgmac/u_link_fault_state/seq_cnt [1]),
	.I1(\xgmac/u_link_fault_state/seq_cnt [0]),
	.I2(\xgmac/u_link_fault_state/seq_cnt [2]),
	.F(\xgmac/u_link_fault_state/seq_cnt_0_42 )
);
defparam \xgmac/u_link_fault_state/seq_cnt_0_s22 .INIT=8'h78;
LUT3 \xgmac/u_link_fault_state/n157_s2  (
	.I0(\xgmac/u_link_fault_state/col_cnt [2]),
	.I1(\xgmac/u_link_fault_state/col_cnt [1]),
	.I2(\xgmac/u_link_fault_state/n158_9 ),
	.F(\xgmac/u_link_fault_state/n157_6 )
);
defparam \xgmac/u_link_fault_state/n157_s2 .INIT=8'h60;
LUT4 \xgmac/u_link_fault_state/n156_s2  (
	.I0(\xgmac/u_link_fault_state/col_cnt [2]),
	.I1(\xgmac/u_link_fault_state/col_cnt [1]),
	.I2(\xgmac/u_link_fault_state/col_cnt [3]),
	.I3(\xgmac/u_link_fault_state/n158_9 ),
	.F(\xgmac/u_link_fault_state/n156_6 )
);
defparam \xgmac/u_link_fault_state/n156_s2 .INIT=16'h7800;
LUT3 \xgmac/u_link_fault_state/n155_s2  (
	.I0(\xgmac/u_link_fault_state/n155_7 ),
	.I1(\xgmac/u_link_fault_state/col_cnt [4]),
	.I2(\xgmac/u_link_fault_state/n158_9 ),
	.F(\xgmac/u_link_fault_state/n155_6 )
);
defparam \xgmac/u_link_fault_state/n155_s2 .INIT=8'h60;
LUT3 \xgmac/u_link_fault_state/n154_s2  (
	.I0(\xgmac/u_link_fault_state/col_cnt [5]),
	.I1(\xgmac/u_link_fault_state/n154_7 ),
	.I2(\xgmac/u_link_fault_state/n158_9 ),
	.F(\xgmac/u_link_fault_state/n154_6 )
);
defparam \xgmac/u_link_fault_state/n154_s2 .INIT=8'h60;
LUT4 \xgmac/u_link_fault_state/n153_s2  (
	.I0(\xgmac/u_link_fault_state/col_cnt [5]),
	.I1(\xgmac/u_link_fault_state/n154_7 ),
	.I2(\xgmac/u_link_fault_state/col_cnt [6]),
	.I3(\xgmac/u_link_fault_state/n158_9 ),
	.F(\xgmac/u_link_fault_state/n153_6 )
);
defparam \xgmac/u_link_fault_state/n153_s2 .INIT=16'h7800;
LUT3 \xgmac/u_link_fault_state/n152_s2  (
	.I0(\xgmac/u_link_fault_state/n152_7 ),
	.I1(\xgmac/u_link_fault_state/col_cnt [7]),
	.I2(\xgmac/u_link_fault_state/n158_9 ),
	.F(\xgmac/u_link_fault_state/n152_6 )
);
defparam \xgmac/u_link_fault_state/n152_s2 .INIT=8'h60;
LUT4 \xgmac/u_link_fault_state/n102_s2  (
	.I0(\xgmac/u_link_fault_state/seq_cnt [0]),
	.I1(\xgmac/u_link_fault_state/col_cnt_7_10 ),
	.I2(\xgmac/u_link_fault_state/n102_7 ),
	.I3(\xgmac/u_link_fault_state/n102_8 ),
	.F(\xgmac/u_link_fault_state/n102_6 )
);
defparam \xgmac/u_link_fault_state/n102_s2 .INIT=16'hF022;
LUT4 \xgmac/u_link_fault_state/n101_s2  (
	.I0(\xgmac/u_link_fault_state/seq_cnt [1]),
	.I1(\xgmac/u_link_fault_state/col_cnt_7_10 ),
	.I2(\xgmac/u_link_fault_state/n101_7 ),
	.I3(\xgmac/u_link_fault_state/n102_8 ),
	.F(\xgmac/u_link_fault_state/n101_6 )
);
defparam \xgmac/u_link_fault_state/n101_s2 .INIT=16'hF022;
LUT4 \xgmac/u_link_fault_state/n100_s2  (
	.I0(\xgmac/u_link_fault_state/seq_cnt [2]),
	.I1(\xgmac/u_link_fault_state/col_cnt_7_10 ),
	.I2(\xgmac/u_link_fault_state/n100_7 ),
	.I3(\xgmac/u_link_fault_state/n102_8 ),
	.F(\xgmac/u_link_fault_state/n100_6 )
);
defparam \xgmac/u_link_fault_state/n100_s2 .INIT=16'hF022;
LUT4 \xgmac/u_link_fault_state/n10_s1  (
	.I0(\xgmac/u_link_fault_state/n11_7 ),
	.I1(\xgmac/u_link_fault_state/n10_6 ),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/n10_5 )
);
defparam \xgmac/u_link_fault_state/n10_s1 .INIT=16'h0470;
LUT2 \xgmac/u_link_fault_state/n11_s3  (
	.I0(\xgmac/local_fault_detect ),
	.I1(\xgmac/remote_fault_detect ),
	.F(\xgmac/u_link_fault_state/n11_7 )
);
defparam \xgmac/u_link_fault_state/n11_s3 .INIT=4'h1;
LUT4 \xgmac/u_link_fault_state/n11_s4  (
	.I0(\xgmac/u_link_fault_state/n11_9 ),
	.I1(\xgmac/u_link_fault_state/n11_10 ),
	.I2(\xgmac/u_link_fault_state/c_state [0]),
	.I3(\xgmac/u_link_fault_state/c_state [1]),
	.F(\xgmac/u_link_fault_state/n11_8 )
);
defparam \xgmac/u_link_fault_state/n11_s4 .INIT=16'hFC1F;
LUT4 \xgmac/u_link_fault_state/col_cnt_7_s4  (
	.I0(\xgmac/local_fault_detect ),
	.I1(\xgmac/u_link_fault_state/last_seq_type [1]),
	.I2(\xgmac/u_link_fault_state/last_seq_type [0]),
	.I3(\xgmac/remote_fault_detect ),
	.F(\xgmac/u_link_fault_state/col_cnt_7_9 )
);
defparam \xgmac/u_link_fault_state/col_cnt_7_s4 .INIT=16'h9009;
LUT2 \xgmac/u_link_fault_state/col_cnt_7_s5  (
	.I0(\xgmac/u_link_fault_state/c_state [1]),
	.I1(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/col_cnt_7_10 )
);
defparam \xgmac/u_link_fault_state/col_cnt_7_s5 .INIT=4'h9;
LUT3 \xgmac/u_link_fault_state/n155_s3  (
	.I0(\xgmac/u_link_fault_state/col_cnt [2]),
	.I1(\xgmac/u_link_fault_state/col_cnt [1]),
	.I2(\xgmac/u_link_fault_state/col_cnt [3]),
	.F(\xgmac/u_link_fault_state/n155_7 )
);
defparam \xgmac/u_link_fault_state/n155_s3 .INIT=8'h80;
LUT4 \xgmac/u_link_fault_state/n154_s3  (
	.I0(\xgmac/u_link_fault_state/col_cnt [2]),
	.I1(\xgmac/u_link_fault_state/col_cnt [1]),
	.I2(\xgmac/u_link_fault_state/col_cnt [3]),
	.I3(\xgmac/u_link_fault_state/col_cnt [4]),
	.F(\xgmac/u_link_fault_state/n154_7 )
);
defparam \xgmac/u_link_fault_state/n154_s3 .INIT=16'h8000;
LUT3 \xgmac/u_link_fault_state/n152_s3  (
	.I0(\xgmac/u_link_fault_state/col_cnt [5]),
	.I1(\xgmac/u_link_fault_state/col_cnt [6]),
	.I2(\xgmac/u_link_fault_state/n154_7 ),
	.F(\xgmac/u_link_fault_state/n152_7 )
);
defparam \xgmac/u_link_fault_state/n152_s3 .INIT=8'h80;
LUT4 \xgmac/u_link_fault_state/n102_s3  (
	.I0(\xgmac/u_link_fault_state/n87_3 ),
	.I1(\xgmac/u_link_fault_state/n79_3 ),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/local_fault_detect ),
	.F(\xgmac/u_link_fault_state/n102_7 )
);
defparam \xgmac/u_link_fault_state/n102_s3 .INIT=16'h0C0A;
LUT2 \xgmac/u_link_fault_state/n102_s4  (
	.I0(\xgmac/u_link_fault_state/n11_10 ),
	.I1(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/n102_8 )
);
defparam \xgmac/u_link_fault_state/n102_s4 .INIT=4'h4;
LUT4 \xgmac/u_link_fault_state/n101_s3  (
	.I0(\xgmac/u_link_fault_state/n86_3 ),
	.I1(\xgmac/u_link_fault_state/n78_3 ),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/local_fault_detect ),
	.F(\xgmac/u_link_fault_state/n101_7 )
);
defparam \xgmac/u_link_fault_state/n101_s3 .INIT=16'h0C0A;
LUT4 \xgmac/u_link_fault_state/n100_s3  (
	.I0(\xgmac/u_link_fault_state/n85_3 ),
	.I1(\xgmac/u_link_fault_state/n77_3 ),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/local_fault_detect ),
	.F(\xgmac/u_link_fault_state/n100_7 )
);
defparam \xgmac/u_link_fault_state/n100_s3 .INIT=16'h0C0A;
LUT4 \xgmac/u_link_fault_state/n10_s2  (
	.I0(\xgmac/u_link_fault_state/col_cnt_7_9 ),
	.I1(\xgmac/u_link_fault_state/n11_9 ),
	.I2(\xgmac/u_link_fault_state/col_cnt [7]),
	.I3(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/n10_6 )
);
defparam \xgmac/u_link_fault_state/n10_s2 .INIT=16'h77F0;
LUT3 \xgmac/u_link_fault_state/n11_s5  (
	.I0(\xgmac/u_link_fault_state/seq_cnt [0]),
	.I1(\xgmac/u_link_fault_state/seq_cnt [1]),
	.I2(\xgmac/u_link_fault_state/seq_cnt [2]),
	.F(\xgmac/u_link_fault_state/n11_9 )
);
defparam \xgmac/u_link_fault_state/n11_s5 .INIT=8'h07;
LUT4 \xgmac/u_link_fault_state/n11_s6  (
	.I0(\xgmac/local_fault_detect ),
	.I1(\xgmac/u_link_fault_state/last_seq_type [1]),
	.I2(\xgmac/u_link_fault_state/last_seq_type [0]),
	.I3(\xgmac/remote_fault_detect ),
	.F(\xgmac/u_link_fault_state/n11_10 )
);
defparam \xgmac/u_link_fault_state/n11_s6 .INIT=16'h6FF7;
LUT3 \xgmac/u_link_fault_state/n158_s4  (
	.I0(\xgmac/u_link_fault_state/n11_10 ),
	.I1(\xgmac/u_link_fault_state/c_state [1]),
	.I2(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/n158_9 )
);
defparam \xgmac/u_link_fault_state/n158_s4 .INIT=8'h28;
LUT4 \xgmac/u_link_fault_state/col_cnt_7_s6  (
	.I0(\xgmac/u_link_fault_state/col_cnt_7_9 ),
	.I1(\xgmac/u_link_fault_state/n11_7 ),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/col_cnt_7_12 )
);
defparam \xgmac/u_link_fault_state/col_cnt_7_s6 .INIT=16'hFEEF;
LUT4 \xgmac/u_link_fault_state/c_state_0_s4  (
	.I0(\xgmac/u_link_fault_state/c_state [1]),
	.I1(\xgmac/u_link_fault_state/c_state [0]),
	.I2(\xgmac/local_fault_detect ),
	.I3(\xgmac/remote_fault_detect ),
	.F(\xgmac/u_link_fault_state/c_state_0_10 )
);
defparam \xgmac/u_link_fault_state/c_state_0_s4 .INIT=16'hFFFE;
LUT3 \xgmac/u_link_fault_state/n113_s1  (
	.I0(\xgmac/u_link_fault_state/c_state [1]),
	.I1(\xgmac/local_fault_detect ),
	.I2(\xgmac/remote_fault_detect ),
	.F(\xgmac/u_link_fault_state/n113_5 )
);
defparam \xgmac/u_link_fault_state/n113_s1 .INIT=8'h54;
LUT4 \xgmac/u_link_fault_state/n197_s3  (
	.I0(local_fault_o),
	.I1(\xgmac/u_link_fault_state/c_state [0]),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/u_link_fault_state/last_seq_type [1]),
	.F(\xgmac/u_link_fault_state/n197_11 )
);
defparam \xgmac/u_link_fault_state/n197_s3 .INIT=16'hB888;
LUT4 \xgmac/u_link_fault_state/n198_s3  (
	.I0(\xgmac/u_link_fault_state/c_state [0]),
	.I1(\xgmac/u_link_fault_state/c_state [1]),
	.I2(remote_fault_o),
	.I3(\xgmac/u_link_fault_state/last_seq_type [0]),
	.F(\xgmac/u_link_fault_state/n198_8 )
);
defparam \xgmac/u_link_fault_state/n198_s3 .INIT=16'hE4A0;
LUT4 \xgmac/u_link_fault_state/n158_s5  (
	.I0(\xgmac/u_link_fault_state/col_cnt [1]),
	.I1(\xgmac/u_link_fault_state/n11_10 ),
	.I2(\xgmac/u_link_fault_state/c_state [1]),
	.I3(\xgmac/u_link_fault_state/c_state [0]),
	.F(\xgmac/u_link_fault_state/n158_11 )
);
defparam \xgmac/u_link_fault_state/n158_s5 .INIT=16'h0440;
DFFCE \xgmac/u_link_fault_state/seq_cnt_2_s0  (
	.D(\xgmac/u_link_fault_state/n100_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/seq_cnt [2])
);
defparam \xgmac/u_link_fault_state/seq_cnt_2_s0 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/seq_cnt_1_s0  (
	.D(\xgmac/u_link_fault_state/n101_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/seq_cnt [1])
);
defparam \xgmac/u_link_fault_state/seq_cnt_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/seq_cnt_0_s0  (
	.D(\xgmac/u_link_fault_state/n102_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/seq_cnt [0])
);
defparam \xgmac/u_link_fault_state/seq_cnt_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/last_seq_type_1_s0  (
	.D(\xgmac/local_fault_detect ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/n113_5 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/last_seq_type [1])
);
defparam \xgmac/u_link_fault_state/last_seq_type_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/last_seq_type_0_s0  (
	.D(\xgmac/remote_fault_detect ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/n113_5 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/last_seq_type [0])
);
defparam \xgmac/u_link_fault_state/last_seq_type_0_s0 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/c_state_1_s0  (
	.D(\xgmac/u_link_fault_state/n10_5 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/c_state [1])
);
defparam \xgmac/u_link_fault_state/c_state_1_s0 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/c_state_0_s1  (
	.D(\xgmac/u_link_fault_state/n11_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/c_state_0_10 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/c_state [0])
);
defparam \xgmac/u_link_fault_state/c_state_0_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_7_s1  (
	.D(\xgmac/u_link_fault_state/n152_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [7])
);
defparam \xgmac/u_link_fault_state/col_cnt_7_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_6_s1  (
	.D(\xgmac/u_link_fault_state/n153_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [6])
);
defparam \xgmac/u_link_fault_state/col_cnt_6_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_5_s1  (
	.D(\xgmac/u_link_fault_state/n154_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [5])
);
defparam \xgmac/u_link_fault_state/col_cnt_5_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_4_s1  (
	.D(\xgmac/u_link_fault_state/n155_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [4])
);
defparam \xgmac/u_link_fault_state/col_cnt_4_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_3_s1  (
	.D(\xgmac/u_link_fault_state/n156_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [3])
);
defparam \xgmac/u_link_fault_state/col_cnt_3_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_2_s1  (
	.D(\xgmac/u_link_fault_state/n157_6 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [2])
);
defparam \xgmac/u_link_fault_state/col_cnt_2_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/col_cnt_1_s1  (
	.D(\xgmac/u_link_fault_state/n158_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(\xgmac/u_link_fault_state/col_cnt_7_12 ),
	.CLEAR(\xgmac/n472_6 ),
	.Q(\xgmac/u_link_fault_state/col_cnt [1])
);
defparam \xgmac/u_link_fault_state/col_cnt_1_s1 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/link_fault_1_s4  (
	.D(\xgmac/u_link_fault_state/n197_11 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(local_fault_o)
);
defparam \xgmac/u_link_fault_state/link_fault_1_s4 .INIT=1'b0;
DFFCE \xgmac/u_link_fault_state/link_fault_0_s3  (
	.D(\xgmac/u_link_fault_state/n198_8 ),
	.CLK(xgmii_rx_clk_i),
	.CE(VCC),
	.CLEAR(\xgmac/n472_6 ),
	.Q(remote_fault_o)
);
defparam \xgmac/u_link_fault_state/link_fault_0_s3 .INIT=1'b0;
ALU \xgmac/u_link_fault_state/n79_s  (
	.I0(\xgmac/u_link_fault_state/seq_cnt_0_45 ),
	.I1(\xgmac/local_fault_count [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\xgmac/u_link_fault_state/n79_4 ),
	.SUM(\xgmac/u_link_fault_state/n79_3 )
);
defparam \xgmac/u_link_fault_state/n79_s .ALU_MODE=0;
ALU \xgmac/u_link_fault_state/n78_s  (
	.I0(\xgmac/u_link_fault_state/seq_cnt_0_40 ),
	.I1(\xgmac/local_fault_count [1]),
	.I3(GND),
	.CIN(\xgmac/u_link_fault_state/n79_4 ),
	.COUT(\xgmac/u_link_fault_state/n78_4 ),
	.SUM(\xgmac/u_link_fault_state/n78_3 )
);
defparam \xgmac/u_link_fault_state/n78_s .ALU_MODE=0;
ALU \xgmac/u_link_fault_state/n77_s  (
	.I0(GND),
	.I1(\xgmac/u_link_fault_state/seq_cnt_0_42 ),
	.I3(GND),
	.CIN(\xgmac/u_link_fault_state/n78_4 ),
	.COUT(\xgmac/u_link_fault_state/n77_0_COUT ),
	.SUM(\xgmac/u_link_fault_state/n77_3 )
);
defparam \xgmac/u_link_fault_state/n77_s .ALU_MODE=0;
ALU \xgmac/u_link_fault_state/n87_s  (
	.I0(\xgmac/u_link_fault_state/seq_cnt_0_45 ),
	.I1(\xgmac/remote_fault_count [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\xgmac/u_link_fault_state/n87_4 ),
	.SUM(\xgmac/u_link_fault_state/n87_3 )
);
defparam \xgmac/u_link_fault_state/n87_s .ALU_MODE=0;
ALU \xgmac/u_link_fault_state/n86_s  (
	.I0(\xgmac/u_link_fault_state/seq_cnt_0_40 ),
	.I1(\xgmac/remote_fault_count [1]),
	.I3(GND),
	.CIN(\xgmac/u_link_fault_state/n87_4 ),
	.COUT(\xgmac/u_link_fault_state/n86_4 ),
	.SUM(\xgmac/u_link_fault_state/n86_3 )
);
defparam \xgmac/u_link_fault_state/n86_s .ALU_MODE=0;
ALU \xgmac/u_link_fault_state/n85_s  (
	.I0(GND),
	.I1(\xgmac/u_link_fault_state/seq_cnt_0_42 ),
	.I3(GND),
	.CIN(\xgmac/u_link_fault_state/n86_4 ),
	.COUT(\xgmac/u_link_fault_state/n85_0_COUT ),
	.SUM(\xgmac/u_link_fault_state/n85_3 )
);
defparam \xgmac/u_link_fault_state/n85_s .ALU_MODE=0;
INV \xgmac/u_link_fault_state/seq_cnt_0_s24  (
	.I(\xgmac/u_link_fault_state/seq_cnt [0]),
	.O(\xgmac/u_link_fault_state/seq_cnt_0_45 )
);
endmodule
