INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/16x1muxrealisationusing4x1mux/16x1muxrealisationusing4x1mux.srcs/sim_1/new/bit16x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_test
