#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  4 12:49:13 2021
# Process ID: 11784
# Current directory: D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19520 D:\Users\vitja\Documents\GitHub\DE1_projekt\Parking_sensor\Parking_sensor.xpr
# Log file: D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/vivado.log
# Journal file: D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../vitja/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.492 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sensor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sensor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.srcs/sources_1/new/ledbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ledbar'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.srcs/sim_1/new/tb_ledbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ledbar'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim'
"xelab -wto f62276c9e7e3414287226c6ebc66759d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f62276c9e7e3414287226c6ebc66759d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.srcs/sources_1/new/sensor.vhd, line 16. Unresolved signal "s_tick" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sensor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sensor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.srcs/sim_1/new/tb_sensor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sensor'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim'
"xelab -wto f62276c9e7e3414287226c6ebc66759d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f62276c9e7e3414287226c6ebc66759d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sensor_behav xil_defaultlib.tb_sensor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.srcs/sources_1/new/sensor.vhd, line 16. Unresolved signal "s_tick" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/vitja/Documents/GitHub/DE1_projekt/Parking_sensor/Parking_sensor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 12:59:42 2021...
