vendor_name = ModelSim
source_file = 1, C:/ece385-fa18/sdram_experiment/src/camera_control/simulate_camera.sv
source_file = 1, C:/ece385-fa18/sdram_experiment/src/vga_control/vga_signal.sv
source_file = 1, C:/ece385-fa18/sdram_experiment/src/vga_control/vga_control_param.h
source_file = 1, C:/ece385-fa18/sdram_experiment/src/vga_control/vga_control.sv
source_file = 1, C:/ece385-fa18/sdram_experiment/src/vga_control/vga_color.sv
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_experiment.sdc
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/sdram_model.qip
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/sdram_model.v
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/sdram_model_sdram_controller.v
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_model/synthesis/submodules/sdram_model_sdram_controller_test_component.v
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_control.sv
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_experiment.sv
source_file = 1, C:/ece385-fa18/sdram_experiment/src/main_pll.qip
source_file = 1, C:/ece385-fa18/sdram_experiment/src/main_pll.v
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_fifo.qip
source_file = 1, C:/ece385-fa18/sdram_experiment/src/sdram_control/sdram_fifo.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/ece385-fa18/sdram_experiment/db/dcfifo_49n1.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/a_gray2bin_6ib.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/a_graycounter_577.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/a_graycounter_1lc.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/altsyncram_kv61.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/dffpipe_oe9.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/alt_synch_pipe_8pl.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/dffpipe_pe9.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/alt_synch_pipe_9pl.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/dffpipe_qe9.tdf
source_file = 1, C:/ece385-fa18/sdram_experiment/db/cmpr_n76.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/ece385-fa18/sdram_experiment/db/main_pll_altpll.v
design_name = sdram_experiment
instance = comp, \LEDG[0]~output , LEDG[0]~output, sdram_experiment, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, sdram_experiment, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, sdram_experiment, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, sdram_experiment, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, sdram_experiment, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, sdram_experiment, 1
instance = comp, \LEDG[6]~output , LEDG[6]~output, sdram_experiment, 1
instance = comp, \LEDG[7]~output , LEDG[7]~output, sdram_experiment, 1
instance = comp, \LEDG[8]~output , LEDG[8]~output, sdram_experiment, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, sdram_experiment, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, sdram_experiment, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, sdram_experiment, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, sdram_experiment, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, sdram_experiment, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, sdram_experiment, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, sdram_experiment, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, sdram_experiment, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, sdram_experiment, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, sdram_experiment, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, sdram_experiment, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, sdram_experiment, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, sdram_experiment, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, sdram_experiment, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, sdram_experiment, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, sdram_experiment, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, sdram_experiment, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, sdram_experiment, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, sdram_experiment, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, sdram_experiment, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, sdram_experiment, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, sdram_experiment, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, sdram_experiment, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, sdram_experiment, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, sdram_experiment, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, sdram_experiment, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, sdram_experiment, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, sdram_experiment, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, sdram_experiment, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, sdram_experiment, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, sdram_experiment, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, sdram_experiment, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, sdram_experiment, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, sdram_experiment, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, sdram_experiment, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, sdram_experiment, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, sdram_experiment, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, sdram_experiment, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, sdram_experiment, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, sdram_experiment, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, sdram_experiment, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, sdram_experiment, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, sdram_experiment, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, sdram_experiment, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, sdram_experiment, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, sdram_experiment, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, sdram_experiment, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, sdram_experiment, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, sdram_experiment, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, sdram_experiment, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, sdram_experiment, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, sdram_experiment, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, sdram_experiment, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, sdram_experiment, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, sdram_experiment, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, sdram_experiment, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, sdram_experiment, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, sdram_experiment, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, sdram_experiment, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, sdram_experiment, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, sdram_experiment, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, sdram_experiment, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, sdram_experiment, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, sdram_experiment, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, sdram_experiment, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, sdram_experiment, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, sdram_experiment, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, sdram_experiment, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, sdram_experiment, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, sdram_experiment, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, sdram_experiment, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, sdram_experiment, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, sdram_experiment, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, sdram_experiment, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, sdram_experiment, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, sdram_experiment, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, sdram_experiment, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, sdram_experiment, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, sdram_experiment, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, sdram_experiment, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, sdram_experiment, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, sdram_experiment, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, sdram_experiment, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, sdram_experiment, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, sdram_experiment, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, sdram_experiment, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, sdram_experiment, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, sdram_experiment, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, sdram_experiment, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, sdram_experiment, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, sdram_experiment, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, sdram_experiment, 1
instance = comp, \VGA_HS~output , VGA_HS~output, sdram_experiment, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, sdram_experiment, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, sdram_experiment, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, sdram_experiment, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, sdram_experiment, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, sdram_experiment, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, sdram_experiment, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, sdram_experiment, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, sdram_experiment, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, sdram_experiment, 1
instance = comp, \VGA_VS~output , VGA_VS~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, sdram_experiment, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, sdram_experiment, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, sdram_experiment, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, sdram_experiment, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, sdram_experiment, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, sdram_experiment, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, sdram_experiment, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, sdram_experiment, 1
instance = comp, \DRAM_DQM[0]~output , DRAM_DQM[0]~output, sdram_experiment, 1
instance = comp, \DRAM_DQM[1]~output , DRAM_DQM[1]~output, sdram_experiment, 1
instance = comp, \DRAM_DQM[2]~output , DRAM_DQM[2]~output, sdram_experiment, 1
instance = comp, \DRAM_DQM[3]~output , DRAM_DQM[3]~output, sdram_experiment, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, sdram_experiment, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, sdram_experiment, 1
instance = comp, \D5M_RESET_N~output , D5M_RESET_N~output, sdram_experiment, 1
instance = comp, \D5M_SCLK~output , D5M_SCLK~output, sdram_experiment, 1
instance = comp, \D5M_TRIGGER~output , D5M_TRIGGER~output, sdram_experiment, 1
instance = comp, \D5M_XCLKIN~output , D5M_XCLKIN~output, sdram_experiment, 1
instance = comp, \D5M_SDATA~output , D5M_SDATA~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[16]~output , DRAM_DQ[16]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[17]~output , DRAM_DQ[17]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[18]~output , DRAM_DQ[18]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[19]~output , DRAM_DQ[19]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[20]~output , DRAM_DQ[20]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[21]~output , DRAM_DQ[21]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[22]~output , DRAM_DQ[22]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[23]~output , DRAM_DQ[23]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[24]~output , DRAM_DQ[24]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[25]~output , DRAM_DQ[25]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[26]~output , DRAM_DQ[26]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[27]~output , DRAM_DQ[27]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[28]~output , DRAM_DQ[28]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[29]~output , DRAM_DQ[29]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[30]~output , DRAM_DQ[30]~output, sdram_experiment, 1
instance = comp, \DRAM_DQ[31]~output , DRAM_DQ[31]~output, sdram_experiment, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, sdram_experiment, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, sdram_experiment, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, sdram_experiment, 1
instance = comp, \main_pll|altpll_component|auto_generated|pll1 , main_pll|altpll_component|auto_generated|pll1, sdram_experiment, 1
instance = comp, \main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, sdram_experiment, 1
instance = comp, \main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, sdram_experiment, 1
instance = comp, \KEY[0]~input , KEY[0]~input, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[0]~25 , sdram_control|RAM_COUNT_m[0]~25, sdram_experiment, 1
instance = comp, \main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~0 , sdram_control|sdram_model|sdram_controller|Add0~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~9 , sdram_control|sdram_model|sdram_controller|refresh_counter~9, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[0] , sdram_control|sdram_model|sdram_controller|refresh_counter[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~2 , sdram_control|sdram_model|sdram_controller|Add0~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[1] , sdram_control|sdram_model|sdram_controller|refresh_counter[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~4 , sdram_control|sdram_model|sdram_controller|Add0~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[2] , sdram_control|sdram_model|sdram_controller|refresh_counter[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~6 , sdram_control|sdram_model|sdram_controller|Add0~6, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~8 , sdram_control|sdram_model|sdram_controller|refresh_counter~8, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[3] , sdram_control|sdram_model|sdram_controller|refresh_counter[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~8 , sdram_control|sdram_model|sdram_controller|Add0~8, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~6 , sdram_control|sdram_model|sdram_controller|refresh_counter~6, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[4] , sdram_control|sdram_model|sdram_controller|refresh_counter[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~10 , sdram_control|sdram_model|sdram_controller|Add0~10, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~7 , sdram_control|sdram_model|sdram_controller|refresh_counter~7, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[5] , sdram_control|sdram_model|sdram_controller|refresh_counter[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~12 , sdram_control|sdram_model|sdram_controller|Add0~12, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~5 , sdram_control|sdram_model|sdram_controller|refresh_counter~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[6] , sdram_control|sdram_model|sdram_controller|refresh_counter[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~14 , sdram_control|sdram_model|sdram_controller|Add0~14, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[7] , sdram_control|sdram_model|sdram_controller|refresh_counter[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~16 , sdram_control|sdram_model|sdram_controller|Add0~16, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13 , sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[8] , sdram_control|sdram_model|sdram_controller|refresh_counter[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~18 , sdram_control|sdram_model|sdram_controller|Add0~18, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~4 , sdram_control|sdram_model|sdram_controller|refresh_counter~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[9] , sdram_control|sdram_model|sdram_controller|refresh_counter[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~20 , sdram_control|sdram_model|sdram_controller|Add0~20, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~1 , sdram_control|sdram_model|sdram_controller|refresh_counter~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[10] , sdram_control|sdram_model|sdram_controller|refresh_counter[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~22 , sdram_control|sdram_model|sdram_controller|Add0~22, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~3 , sdram_control|sdram_model|sdram_controller|refresh_counter~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[11] , sdram_control|sdram_model|sdram_controller|refresh_counter[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~24 , sdram_control|sdram_model|sdram_controller|Add0~24, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~2 , sdram_control|sdram_model|sdram_controller|refresh_counter~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[12] , sdram_control|sdram_model|sdram_controller|refresh_counter[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Add0~26 , sdram_control|sdram_model|sdram_controller|Add0~26, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter~0 , sdram_control|sdram_model|sdram_controller|refresh_counter~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_counter[13] , sdram_control|sdram_model|sdram_controller|refresh_counter[13], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Equal0~0 , sdram_control|sdram_model|sdram_controller|Equal0~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Equal0~3 , sdram_control|sdram_model|sdram_controller|Equal0~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Equal0~1 , sdram_control|sdram_model|sdram_controller|Equal0~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Equal0~2 , sdram_control|sdram_model|sdram_controller|Equal0~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Equal0~4 , sdram_control|sdram_model|sdram_controller|Equal0~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[1]~1 , sdram_control|sdram_model|sdram_controller|i_count[1]~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[0]~4 , sdram_control|sdram_model|sdram_controller|i_count[0]~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector6~0 , sdram_control|sdram_model|sdram_controller|Selector6~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_refs[0] , sdram_control|sdram_model|sdram_controller|i_refs[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector5~0 , sdram_control|sdram_model|sdram_controller|Selector5~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_refs[1] , sdram_control|sdram_model|sdram_controller|i_refs[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector4~0 , sdram_control|sdram_model|sdram_controller|Selector4~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector4~1 , sdram_control|sdram_model|sdram_controller|Selector4~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_refs[2] , sdram_control|sdram_model|sdram_controller|i_refs[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector18~1 , sdram_control|sdram_model|sdram_controller|Selector18~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector18~0 , sdram_control|sdram_model|sdram_controller|Selector18~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector18~2 , sdram_control|sdram_model|sdram_controller|Selector18~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_next.111 , sdram_control|sdram_model|sdram_controller|i_next.111, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector12~0 , sdram_control|sdram_model|sdram_controller|Selector12~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.111 , sdram_control|sdram_model|sdram_controller|i_state.111, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector13~0 , sdram_control|sdram_model|sdram_controller|Selector13~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector13~1 , sdram_control|sdram_model|sdram_controller|Selector13~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[2] , sdram_control|sdram_model|sdram_controller|i_count[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[1]~0 , sdram_control|sdram_model|sdram_controller|i_count[1]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[0]~5 , sdram_control|sdram_model|sdram_controller|i_count[0]~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[0] , sdram_control|sdram_model|sdram_controller|i_count[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[1]~2 , sdram_control|sdram_model|sdram_controller|i_count[1]~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[1]~3 , sdram_control|sdram_model|sdram_controller|i_count[1]~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_count[1] , sdram_control|sdram_model|sdram_controller|i_count[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector16~0 , sdram_control|sdram_model|sdram_controller|Selector16~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector8~0 , sdram_control|sdram_model|sdram_controller|Selector8~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.001 , sdram_control|sdram_model|sdram_controller|i_state.001, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector16~1 , sdram_control|sdram_model|sdram_controller|Selector16~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_next.010 , sdram_control|sdram_model|sdram_controller|i_next.010, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector9~0 , sdram_control|sdram_model|sdram_controller|Selector9~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.010 , sdram_control|sdram_model|sdram_controller|i_state.010, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector10~0 , sdram_control|sdram_model|sdram_controller|Selector10~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector10~1 , sdram_control|sdram_model|sdram_controller|Selector10~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.011 , sdram_control|sdram_model|sdram_controller|i_state.011, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_next.000~0 , sdram_control|sdram_model|sdram_controller|i_next.000~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_next.000 , sdram_control|sdram_model|sdram_controller|i_next.000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector7~0 , sdram_control|sdram_model|sdram_controller|Selector7~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.000 , sdram_control|sdram_model|sdram_controller|i_state.000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|WideOr6~0 , sdram_control|sdram_model|sdram_controller|WideOr6~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector17~0 , sdram_control|sdram_model|sdram_controller|Selector17~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_next.101 , sdram_control|sdram_model|sdram_controller|i_next.101, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.101~0 , sdram_control|sdram_model|sdram_controller|i_state.101~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_state.101 , sdram_control|sdram_model|sdram_controller|i_state.101, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|init_done~0 , sdram_control|sdram_model|sdram_controller|init_done~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|init_done , sdram_control|sdram_model|sdram_controller|init_done, sdram_experiment, 1
instance = comp, \sdram_control|RAM_RD_N_m~0 , sdram_control|RAM_RD_N_m~0, sdram_experiment, 1
instance = comp, \sdram_control|RAM_RD_N_m , sdram_control|RAM_RD_N_m, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16 , sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16, sdram_experiment, 1
instance = comp, \sdram_control|LessThan0~0 , sdram_control|LessThan0~0, sdram_experiment, 1
instance = comp, \sdram_control|LessThan0~1 , sdram_control|LessThan0~1, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[2]~29 , sdram_control|RAM_COUNT_m[2]~29, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[3]~31 , sdram_control|RAM_COUNT_m[3]~31, sdram_experiment, 1
instance = comp, \sdram_control|always0~10 , sdram_control|always0~10, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[3] , sdram_control|RAM_COUNT_m[3], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[4]~33 , sdram_control|RAM_COUNT_m[4]~33, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[4] , sdram_control|RAM_COUNT_m[4], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[5]~35 , sdram_control|RAM_COUNT_m[5]~35, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[5] , sdram_control|RAM_COUNT_m[5], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[6]~37 , sdram_control|RAM_COUNT_m[6]~37, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[6] , sdram_control|RAM_COUNT_m[6], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[7]~39 , sdram_control|RAM_COUNT_m[7]~39, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[7] , sdram_control|RAM_COUNT_m[7], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[8]~41 , sdram_control|RAM_COUNT_m[8]~41, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[8] , sdram_control|RAM_COUNT_m[8], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[9]~43 , sdram_control|RAM_COUNT_m[9]~43, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[9] , sdram_control|RAM_COUNT_m[9], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[10]~45 , sdram_control|RAM_COUNT_m[10]~45, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[10] , sdram_control|RAM_COUNT_m[10], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[11]~47 , sdram_control|RAM_COUNT_m[11]~47, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[11] , sdram_control|RAM_COUNT_m[11], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[12]~49 , sdram_control|RAM_COUNT_m[12]~49, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[12] , sdram_control|RAM_COUNT_m[12], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[13]~51 , sdram_control|RAM_COUNT_m[13]~51, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[13] , sdram_control|RAM_COUNT_m[13], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[14]~53 , sdram_control|RAM_COUNT_m[14]~53, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[14] , sdram_control|RAM_COUNT_m[14], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[15]~55 , sdram_control|RAM_COUNT_m[15]~55, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[15] , sdram_control|RAM_COUNT_m[15], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[16]~57 , sdram_control|RAM_COUNT_m[16]~57, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[16] , sdram_control|RAM_COUNT_m[16], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[17]~59 , sdram_control|RAM_COUNT_m[17]~59, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[17] , sdram_control|RAM_COUNT_m[17], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[18]~61 , sdram_control|RAM_COUNT_m[18]~61, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[18] , sdram_control|RAM_COUNT_m[18], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[19]~63 , sdram_control|RAM_COUNT_m[19]~63, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[19] , sdram_control|RAM_COUNT_m[19], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[20]~65 , sdram_control|RAM_COUNT_m[20]~65, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[20] , sdram_control|RAM_COUNT_m[20], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[21]~67 , sdram_control|RAM_COUNT_m[21]~67, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[21] , sdram_control|RAM_COUNT_m[21], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[22]~69 , sdram_control|RAM_COUNT_m[22]~69, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[22] , sdram_control|RAM_COUNT_m[22], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[23]~71 , sdram_control|RAM_COUNT_m[23]~71, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[23] , sdram_control|RAM_COUNT_m[23], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[24]~73 , sdram_control|RAM_COUNT_m[24]~73, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[24] , sdram_control|RAM_COUNT_m[24], sdram_experiment, 1
instance = comp, \sdram_control|always0~1 , sdram_control|always0~1, sdram_experiment, 1
instance = comp, \sdram_control|always0~0 , sdram_control|always0~0, sdram_experiment, 1
instance = comp, \sdram_control|always0~2 , sdram_control|always0~2, sdram_experiment, 1
instance = comp, \sdram_control|always0~3 , sdram_control|always0~3, sdram_experiment, 1
instance = comp, \sdram_control|always0~4 , sdram_control|always0~4, sdram_experiment, 1
instance = comp, \sdram_control|always0~5 , sdram_control|always0~5, sdram_experiment, 1
instance = comp, \sdram_control|always0~6 , sdram_control|always0~6, sdram_experiment, 1
instance = comp, \sdram_control|always0~7 , sdram_control|always0~7, sdram_experiment, 1
instance = comp, \sdram_control|always0~8 , sdram_control|always0~8, sdram_experiment, 1
instance = comp, \sdram_control|always0~9 , sdram_control|always0~9, sdram_experiment, 1
instance = comp, \sdram_control|WR_CONTROL_m~0 , sdram_control|WR_CONTROL_m~0, sdram_experiment, 1
instance = comp, \sdram_control|WR_CONTROL_m , sdram_control|WR_CONTROL_m, sdram_experiment, 1
instance = comp, \sdram_control|RAM_WR_N_m~0 , sdram_control|RAM_WR_N_m~0, sdram_experiment, 1
instance = comp, \sdram_control|RAM_WR_N_m , sdram_control|RAM_WR_N_m, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw~feeder , sdram_control|sdram_model|sdram_controller|active_rnw~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector25~4 , sdram_control|sdram_model|sdram_controller|Selector25~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_cs_n~0 , sdram_control|sdram_model|sdram_controller|active_cs_n~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_cs_n~1 , sdram_control|sdram_model|sdram_controller|active_cs_n~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_cs_n , sdram_control|sdram_model|sdram_controller|active_cs_n, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[0]~25 , sdram_control|RAM_ADDR_m[0]~25, sdram_experiment, 1
instance = comp, \~GND , ~GND, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[8]~48 , sdram_control|RAM_ADDR_m[8]~48, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[0] , sdram_control|RAM_ADDR_m[0], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[1]~27 , sdram_control|RAM_ADDR_m[1]~27, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[1] , sdram_control|RAM_ADDR_m[1], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[2]~29 , sdram_control|RAM_ADDR_m[2]~29, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[2] , sdram_control|RAM_ADDR_m[2], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[3]~31 , sdram_control|RAM_ADDR_m[3]~31, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[3] , sdram_control|RAM_ADDR_m[3], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[4]~33 , sdram_control|RAM_ADDR_m[4]~33, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[4]~21 , sdram_control|RD_ADDR_m[4]~21, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[5]~23 , sdram_control|RD_ADDR_m[5]~23, sdram_experiment, 1
instance = comp, \sdram_control|RD_DONE_m~0 , sdram_control|RD_DONE_m~0, sdram_experiment, 1
instance = comp, \sdram_control|RD_DONE_m , sdram_control|RD_DONE_m, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[5] , sdram_control|RD_ADDR_m[5], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[6]~25 , sdram_control|RD_ADDR_m[6]~25, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[6] , sdram_control|RD_ADDR_m[6], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[7]~27 , sdram_control|RD_ADDR_m[7]~27, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[7] , sdram_control|RD_ADDR_m[7], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[8]~29 , sdram_control|RD_ADDR_m[8]~29, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[8] , sdram_control|RD_ADDR_m[8], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[9]~31 , sdram_control|RD_ADDR_m[9]~31, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[9] , sdram_control|RD_ADDR_m[9], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[10]~33 , sdram_control|RD_ADDR_m[10]~33, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[10] , sdram_control|RD_ADDR_m[10], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[11]~35 , sdram_control|RD_ADDR_m[11]~35, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[11] , sdram_control|RD_ADDR_m[11], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[12]~37 , sdram_control|RD_ADDR_m[12]~37, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[12] , sdram_control|RD_ADDR_m[12], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[13]~39 , sdram_control|RD_ADDR_m[13]~39, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[13] , sdram_control|RD_ADDR_m[13], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[14]~41 , sdram_control|RD_ADDR_m[14]~41, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[14] , sdram_control|RD_ADDR_m[14], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[15]~43 , sdram_control|RD_ADDR_m[15]~43, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[15] , sdram_control|RD_ADDR_m[15], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[16]~45 , sdram_control|RD_ADDR_m[16]~45, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[16] , sdram_control|RD_ADDR_m[16], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[17]~47 , sdram_control|RD_ADDR_m[17]~47, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[17] , sdram_control|RD_ADDR_m[17], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[18]~49 , sdram_control|RD_ADDR_m[18]~49, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[18] , sdram_control|RD_ADDR_m[18], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[19]~51 , sdram_control|RD_ADDR_m[19]~51, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[19] , sdram_control|RD_ADDR_m[19], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[20]~53 , sdram_control|RD_ADDR_m[20]~53, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[20] , sdram_control|RD_ADDR_m[20], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[21]~55 , sdram_control|RD_ADDR_m[21]~55, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[21] , sdram_control|RD_ADDR_m[21], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[22]~57 , sdram_control|RD_ADDR_m[22]~57, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[22] , sdram_control|RD_ADDR_m[22], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[23]~59 , sdram_control|RD_ADDR_m[23]~59, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[23] , sdram_control|RD_ADDR_m[23], sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[24]~61 , sdram_control|RD_ADDR_m[24]~61, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[24] , sdram_control|RD_ADDR_m[24], sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~5 , sdram_control|LessThan3~5, sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~0 , sdram_control|LessThan3~0, sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~1 , sdram_control|LessThan3~1, sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~2 , sdram_control|LessThan3~2, sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~3 , sdram_control|LessThan3~3, sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~4 , sdram_control|LessThan3~4, sdram_experiment, 1
instance = comp, \sdram_control|LessThan3~6 , sdram_control|LessThan3~6, sdram_experiment, 1
instance = comp, \sdram_control|RD_ADDR_m[4] , sdram_control|RD_ADDR_m[4], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[4]~21 , sdram_control|WR_ADDR_m[4]~21, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[5]~23 , sdram_control|WR_ADDR_m[5]~23, sdram_experiment, 1
instance = comp, \sdram_control|WR_DONE_m~0 , sdram_control|WR_DONE_m~0, sdram_experiment, 1
instance = comp, \sdram_control|WR_DONE_m , sdram_control|WR_DONE_m, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[5] , sdram_control|WR_ADDR_m[5], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[6]~25 , sdram_control|WR_ADDR_m[6]~25, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[6] , sdram_control|WR_ADDR_m[6], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[7]~27 , sdram_control|WR_ADDR_m[7]~27, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[7] , sdram_control|WR_ADDR_m[7], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[8]~29 , sdram_control|WR_ADDR_m[8]~29, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[8] , sdram_control|WR_ADDR_m[8], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[9]~31 , sdram_control|WR_ADDR_m[9]~31, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[9] , sdram_control|WR_ADDR_m[9], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[10]~33 , sdram_control|WR_ADDR_m[10]~33, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[10] , sdram_control|WR_ADDR_m[10], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[11]~35 , sdram_control|WR_ADDR_m[11]~35, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[11] , sdram_control|WR_ADDR_m[11], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[12]~37 , sdram_control|WR_ADDR_m[12]~37, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[12] , sdram_control|WR_ADDR_m[12], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[13]~39 , sdram_control|WR_ADDR_m[13]~39, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[13] , sdram_control|WR_ADDR_m[13], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[14]~41 , sdram_control|WR_ADDR_m[14]~41, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[14] , sdram_control|WR_ADDR_m[14], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[15]~43 , sdram_control|WR_ADDR_m[15]~43, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[15] , sdram_control|WR_ADDR_m[15], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[16]~45 , sdram_control|WR_ADDR_m[16]~45, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[16] , sdram_control|WR_ADDR_m[16], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[17]~47 , sdram_control|WR_ADDR_m[17]~47, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[17] , sdram_control|WR_ADDR_m[17], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[18]~49 , sdram_control|WR_ADDR_m[18]~49, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[18] , sdram_control|WR_ADDR_m[18], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[19]~51 , sdram_control|WR_ADDR_m[19]~51, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[19] , sdram_control|WR_ADDR_m[19], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[20]~53 , sdram_control|WR_ADDR_m[20]~53, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[20] , sdram_control|WR_ADDR_m[20], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[21]~55 , sdram_control|WR_ADDR_m[21]~55, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[21] , sdram_control|WR_ADDR_m[21], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[22]~57 , sdram_control|WR_ADDR_m[22]~57, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[22] , sdram_control|WR_ADDR_m[22], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[23]~59 , sdram_control|WR_ADDR_m[23]~59, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[23] , sdram_control|WR_ADDR_m[23], sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[24]~61 , sdram_control|WR_ADDR_m[24]~61, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[24] , sdram_control|WR_ADDR_m[24], sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~5 , sdram_control|LessThan2~5, sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~0 , sdram_control|LessThan2~0, sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~1 , sdram_control|LessThan2~1, sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~2 , sdram_control|LessThan2~2, sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~3 , sdram_control|LessThan2~3, sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~4 , sdram_control|LessThan2~4, sdram_experiment, 1
instance = comp, \sdram_control|LessThan2~6 , sdram_control|LessThan2~6, sdram_experiment, 1
instance = comp, \sdram_control|WR_ADDR_m[4] , sdram_control|WR_ADDR_m[4], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~91 , sdram_control|RAM_ADDR_m~91, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[4] , sdram_control|RAM_ADDR_m[4], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[5]~35 , sdram_control|RAM_ADDR_m[5]~35, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~92 , sdram_control|RAM_ADDR_m~92, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[5] , sdram_control|RAM_ADDR_m[5], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[6]~37 , sdram_control|RAM_ADDR_m[6]~37, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~93 , sdram_control|RAM_ADDR_m~93, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[6] , sdram_control|RAM_ADDR_m[6], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[7]~39 , sdram_control|RAM_ADDR_m[7]~39, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~94 , sdram_control|RAM_ADDR_m~94, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[7] , sdram_control|RAM_ADDR_m[7], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[8]~41 , sdram_control|RAM_ADDR_m[8]~41, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~95 , sdram_control|RAM_ADDR_m~95, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[8] , sdram_control|RAM_ADDR_m[8], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[9]~43 , sdram_control|RAM_ADDR_m[9]~43, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~96 , sdram_control|RAM_ADDR_m~96, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[9] , sdram_control|RAM_ADDR_m[9], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[10]~45 , sdram_control|RAM_ADDR_m[10]~45, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~47 , sdram_control|RAM_ADDR_m~47, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[10] , sdram_control|RAM_ADDR_m[10], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[11]~49 , sdram_control|RAM_ADDR_m[11]~49, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~78 , sdram_control|RAM_ADDR_m~78, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[11] , sdram_control|RAM_ADDR_m[11], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[12]~51 , sdram_control|RAM_ADDR_m[12]~51, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~80 , sdram_control|RAM_ADDR_m~80, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[12] , sdram_control|RAM_ADDR_m[12], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[13]~53 , sdram_control|RAM_ADDR_m[13]~53, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~79 , sdram_control|RAM_ADDR_m~79, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[13] , sdram_control|RAM_ADDR_m[13], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[14]~55 , sdram_control|RAM_ADDR_m[14]~55, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~82 , sdram_control|RAM_ADDR_m~82, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[14] , sdram_control|RAM_ADDR_m[14], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[15]~57 , sdram_control|RAM_ADDR_m[15]~57, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~81 , sdram_control|RAM_ADDR_m~81, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[15] , sdram_control|RAM_ADDR_m[15], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[16]~59 , sdram_control|RAM_ADDR_m[16]~59, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~84 , sdram_control|RAM_ADDR_m~84, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[16] , sdram_control|RAM_ADDR_m[16], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[16] , sdram_control|sdram_model|sdram_controller|active_addr[16], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[17]~61 , sdram_control|RAM_ADDR_m[17]~61, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~83 , sdram_control|RAM_ADDR_m~83, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[17] , sdram_control|RAM_ADDR_m[17], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[17] , sdram_control|sdram_model|sdram_controller|active_addr[17], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~5 , sdram_control|sdram_model|sdram_controller|pending~5, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[18]~63 , sdram_control|RAM_ADDR_m[18]~63, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~86 , sdram_control|RAM_ADDR_m~86, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[18] , sdram_control|RAM_ADDR_m[18], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[18] , sdram_control|sdram_model|sdram_controller|active_addr[18], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[19]~65 , sdram_control|RAM_ADDR_m[19]~65, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~85 , sdram_control|RAM_ADDR_m~85, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[19] , sdram_control|RAM_ADDR_m[19], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[19] , sdram_control|sdram_model|sdram_controller|active_addr[19], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~6 , sdram_control|sdram_model|sdram_controller|pending~6, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[20]~67 , sdram_control|RAM_ADDR_m[20]~67, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~88 , sdram_control|RAM_ADDR_m~88, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[20] , sdram_control|RAM_ADDR_m[20], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[21]~69 , sdram_control|RAM_ADDR_m[21]~69, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~87 , sdram_control|RAM_ADDR_m~87, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[21] , sdram_control|RAM_ADDR_m[21], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[22]~71 , sdram_control|RAM_ADDR_m[22]~71, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~90 , sdram_control|RAM_ADDR_m~90, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[22] , sdram_control|RAM_ADDR_m[22], sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[23]~73 , sdram_control|RAM_ADDR_m[23]~73, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~89 , sdram_control|RAM_ADDR_m~89, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[23] , sdram_control|RAM_ADDR_m[23], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[59] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[59], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[59] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[59], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[23] , sdram_control|sdram_model|sdram_controller|active_addr[23], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[58] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[58], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[22] , sdram_control|sdram_model|sdram_controller|active_addr[22], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~8 , sdram_control|sdram_model|sdram_controller|pending~8, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[21] , sdram_control|sdram_model|sdram_controller|active_addr[21], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[20] , sdram_control|sdram_model|sdram_controller|active_addr[20], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~7 , sdram_control|sdram_model|sdram_controller|pending~7, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~9 , sdram_control|sdram_model|sdram_controller|pending~9, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[14] , sdram_control|sdram_model|sdram_controller|active_addr[14], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[15] , sdram_control|sdram_model|sdram_controller|active_addr[15], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~3 , sdram_control|sdram_model|sdram_controller|pending~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[49] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[49], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[13] , sdram_control|sdram_model|sdram_controller|active_addr[13], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[48] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[48], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[48] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[48], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[12] , sdram_control|sdram_model|sdram_controller|active_addr[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~2 , sdram_control|sdram_model|sdram_controller|pending~2, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[24]~75 , sdram_control|RAM_ADDR_m[24]~75, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m~77 , sdram_control|RAM_ADDR_m~77, sdram_experiment, 1
instance = comp, \sdram_control|RAM_ADDR_m[24] , sdram_control|RAM_ADDR_m[24], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[60] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[60], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[24] , sdram_control|sdram_model|sdram_controller|active_addr[24], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[11] , sdram_control|sdram_model|sdram_controller|active_addr[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~1 , sdram_control|sdram_model|sdram_controller|pending~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~4 , sdram_control|sdram_model|sdram_controller|pending~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector41~0 , sdram_control|sdram_model|sdram_controller|Selector41~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector32~0 , sdram_control|sdram_model|sdram_controller|Selector32~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector32~1 , sdram_control|sdram_model|sdram_controller|Selector32~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.100000000 , sdram_control|sdram_model|sdram_controller|m_state.100000000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw~0 , sdram_control|sdram_model|sdram_controller|active_rnw~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw~1 , sdram_control|sdram_model|sdram_controller|active_rnw~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw~2 , sdram_control|sdram_model|sdram_controller|active_rnw~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw~3 , sdram_control|sdram_model|sdram_controller|active_rnw~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw~4 , sdram_control|sdram_model|sdram_controller|active_rnw~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_rnw , sdram_control|sdram_model|sdram_controller|active_rnw, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[10] , sdram_control|sdram_model|sdram_controller|active_addr[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~0 , sdram_control|sdram_model|sdram_controller|pending~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~10 , sdram_control|sdram_model|sdram_controller|pending~10, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~11 , sdram_control|sdram_model|sdram_controller|pending~11, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|pending~12 , sdram_control|sdram_model|sdram_controller|pending~12, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|f_select , sdram_control|sdram_model|sdram_controller|f_select, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector24~0 , sdram_control|sdram_model|sdram_controller|Selector24~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector29~0 , sdram_control|sdram_model|sdram_controller|Selector29~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector29~1 , sdram_control|sdram_model|sdram_controller|Selector29~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.000100000 , sdram_control|sdram_model|sdram_controller|m_state.000100000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector25~5 , sdram_control|sdram_model|sdram_controller|Selector25~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.000000010 , sdram_control|sdram_model|sdram_controller|m_state.000000010, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|WideOr8~0 , sdram_control|sdram_model|sdram_controller|WideOr8~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector26~0 , sdram_control|sdram_model|sdram_controller|Selector26~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector26~1 , sdram_control|sdram_model|sdram_controller|Selector26~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector26~2 , sdram_control|sdram_model|sdram_controller|Selector26~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.000000100 , sdram_control|sdram_model|sdram_controller|m_state.000000100, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector33~0 , sdram_control|sdram_model|sdram_controller|Selector33~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector33~1 , sdram_control|sdram_model|sdram_controller|Selector33~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector33~2 , sdram_control|sdram_model|sdram_controller|Selector33~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_next~17 , sdram_control|sdram_model|sdram_controller|m_next~17, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~2 , sdram_control|sdram_model|sdram_controller|Selector34~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~3 , sdram_control|sdram_model|sdram_controller|Selector34~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector33~3 , sdram_control|sdram_model|sdram_controller|Selector33~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_next.000000001 , sdram_control|sdram_model|sdram_controller|m_next.000000001, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector31~0 , sdram_control|sdram_model|sdram_controller|Selector31~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector24~1 , sdram_control|sdram_model|sdram_controller|Selector24~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.000000001 , sdram_control|sdram_model|sdram_controller|m_state.000000001, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[6]~1 , sdram_control|sdram_model|sdram_controller|m_addr[6]~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector38~0 , sdram_control|sdram_model|sdram_controller|Selector38~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector36~0 , sdram_control|sdram_model|sdram_controller|Selector36~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector36~1 , sdram_control|sdram_model|sdram_controller|Selector36~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector36~2 , sdram_control|sdram_model|sdram_controller|Selector36~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_next.010000000 , sdram_control|sdram_model|sdram_controller|m_next.010000000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector31~1 , sdram_control|sdram_model|sdram_controller|Selector31~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.010000000 , sdram_control|sdram_model|sdram_controller|m_state.010000000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector23~0 , sdram_control|sdram_model|sdram_controller|Selector23~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|ack_refresh_request , sdram_control|sdram_model|sdram_controller|ack_refresh_request, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_request~0 , sdram_control|sdram_model|sdram_controller|refresh_request~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|refresh_request , sdram_control|sdram_model|sdram_controller|refresh_request, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~1 , sdram_control|sdram_model|sdram_controller|Selector27~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~0 , sdram_control|sdram_model|sdram_controller|Selector27~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector35~0 , sdram_control|sdram_model|sdram_controller|Selector35~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~5 , sdram_control|sdram_model|sdram_controller|Selector34~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~6 , sdram_control|sdram_model|sdram_controller|Selector34~6, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~8 , sdram_control|sdram_model|sdram_controller|Selector34~8, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~7 , sdram_control|sdram_model|sdram_controller|Selector34~7, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_next.000010000 , sdram_control|sdram_model|sdram_controller|m_next.000010000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector28~0 , sdram_control|sdram_model|sdram_controller|Selector28~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~3 , sdram_control|sdram_model|sdram_controller|Selector27~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~4 , sdram_control|sdram_model|sdram_controller|Selector27~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~5 , sdram_control|sdram_model|sdram_controller|Selector27~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~6 , sdram_control|sdram_model|sdram_controller|Selector27~6, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.000010000 , sdram_control|sdram_model|sdram_controller|m_state.000010000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|WideOr9~0 , sdram_control|sdram_model|sdram_controller|WideOr9~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector41~1 , sdram_control|sdram_model|sdram_controller|Selector41~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector41~2 , sdram_control|sdram_model|sdram_controller|Selector41~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|f_pop , sdram_control|sdram_model|sdram_controller|f_pop, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector34~4 , sdram_control|sdram_model|sdram_controller|Selector34~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_next.000001000 , sdram_control|sdram_model|sdram_controller|m_next.000001000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector27~2 , sdram_control|sdram_model|sdram_controller|Selector27~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.000001000 , sdram_control|sdram_model|sdram_controller|m_state.000001000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector38~1 , sdram_control|sdram_model|sdram_controller|Selector38~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector39~3 , sdram_control|sdram_model|sdram_controller|Selector39~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector39~1 , sdram_control|sdram_model|sdram_controller|Selector39~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector39~0 , sdram_control|sdram_model|sdram_controller|Selector39~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector39~2 , sdram_control|sdram_model|sdram_controller|Selector39~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector39~4 , sdram_control|sdram_model|sdram_controller|Selector39~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_count[0] , sdram_control|sdram_model|sdram_controller|m_count[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector38~2 , sdram_control|sdram_model|sdram_controller|Selector38~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector38~3 , sdram_control|sdram_model|sdram_controller|Selector38~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector38~4 , sdram_control|sdram_model|sdram_controller|Selector38~4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector38~5 , sdram_control|sdram_model|sdram_controller|Selector38~5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_count[1] , sdram_control|sdram_model|sdram_controller|m_count[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector30~0 , sdram_control|sdram_model|sdram_controller|Selector30~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector30~1 , sdram_control|sdram_model|sdram_controller|Selector30~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_state.001000000 , sdram_control|sdram_model|sdram_controller|m_state.001000000, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector3~0 , sdram_control|sdram_model|sdram_controller|Selector3~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_cmd[0] , sdram_control|sdram_model|sdram_controller|i_cmd[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector22~0 , sdram_control|sdram_model|sdram_controller|Selector22~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|always5~0 , sdram_control|sdram_model|sdram_controller|always5~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector22~1 , sdram_control|sdram_model|sdram_controller|Selector22~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector2~0 , sdram_control|sdram_model|sdram_controller|Selector2~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_cmd[1] , sdram_control|sdram_model|sdram_controller|i_cmd[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector21~0 , sdram_control|sdram_model|sdram_controller|Selector21~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector21~1 , sdram_control|sdram_model|sdram_controller|Selector21~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector1~0 , sdram_control|sdram_model|sdram_controller|Selector1~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_cmd[2] , sdram_control|sdram_model|sdram_controller|i_cmd[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector20~0 , sdram_control|sdram_model|sdram_controller|Selector20~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Equal4~0 , sdram_control|sdram_model|sdram_controller|Equal4~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|rd_valid[0] , sdram_control|sdram_model|sdram_controller|rd_valid[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|rd_valid[1] , sdram_control|sdram_model|sdram_controller|rd_valid[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder , sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|rd_valid[2] , sdram_control|sdram_model|sdram_controller|rd_valid[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_valid~feeder , sdram_control|sdram_model|sdram_controller|za_valid~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_valid , sdram_control|sdram_model|sdram_controller|za_valid, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[7] , vga_control|vga_signal|SCREEN_X[7], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~0 , vga_control|vga_signal|Add0~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[0] , vga_control|vga_signal|SCREEN_X[0], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~2 , vga_control|vga_signal|Add0~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[1] , vga_control|vga_signal|SCREEN_X[1], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~4 , vga_control|vga_signal|Add0~4, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[2] , vga_control|vga_signal|SCREEN_X[2], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~6 , vga_control|vga_signal|Add0~6, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[3] , vga_control|vga_signal|SCREEN_X[3], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~8 , vga_control|vga_signal|Add0~8, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[4] , vga_control|vga_signal|SCREEN_X[4], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~10 , vga_control|vga_signal|Add0~10, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Equal0~1 , vga_control|vga_signal|Equal0~1, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Equal0~0 , vga_control|vga_signal|Equal0~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X_m[8]~1 , vga_control|vga_signal|SCREEN_X_m[8]~1, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[8] , vga_control|vga_signal|SCREEN_X[8], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~14 , vga_control|vga_signal|Add0~14, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~16 , vga_control|vga_signal|Add0~16, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X_m[9]~0 , vga_control|vga_signal|SCREEN_X_m[9]~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[9] , vga_control|vga_signal|SCREEN_X[9], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~18 , vga_control|vga_signal|Add0~18, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Equal0~2 , vga_control|vga_signal|Equal0~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X_m[5]~2 , vga_control|vga_signal|SCREEN_X_m[5]~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[5] , vga_control|vga_signal|SCREEN_X[5], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add0~12 , vga_control|vga_signal|Add0~12, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_X[6] , vga_control|vga_signal|SCREEN_X[6], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~9 , vga_control|vga_signal|always1~9, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~8 , vga_control|vga_signal|always1~8, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~10 , vga_control|vga_signal|always1~10, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[8] , vga_control|vga_signal|SCREEN_Y[8], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~0 , vga_control|vga_signal|Add1~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[0]~1 , vga_control|vga_signal|SCREEN_Y[0]~1, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[0] , vga_control|vga_signal|SCREEN_Y[0], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~2 , vga_control|vga_signal|Add1~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[1]~8 , vga_control|vga_signal|SCREEN_Y_m[1]~8, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[1] , vga_control|vga_signal|SCREEN_Y[1], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~4 , vga_control|vga_signal|Add1~4, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[2]~5 , vga_control|vga_signal|SCREEN_Y_m[2]~5, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[2] , vga_control|vga_signal|SCREEN_Y[2], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~6 , vga_control|vga_signal|Add1~6, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Equal1~1 , vga_control|vga_signal|Equal1~1, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Equal1~0 , vga_control|vga_signal|Equal1~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[9]~0 , vga_control|vga_signal|SCREEN_Y_m[9]~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[9]~feeder , vga_control|vga_signal|SCREEN_Y[9]~feeder, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[9] , vga_control|vga_signal|SCREEN_Y[9], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~16 , vga_control|vga_signal|Add1~16, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~18 , vga_control|vga_signal|Add1~18, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Equal1~2 , vga_control|vga_signal|Equal1~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[0]~0 , vga_control|vga_signal|SCREEN_Y[0]~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[3]~7 , vga_control|vga_signal|SCREEN_Y_m[3]~7, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[3] , vga_control|vga_signal|SCREEN_Y[3], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~8 , vga_control|vga_signal|Add1~8, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[4]~6 , vga_control|vga_signal|SCREEN_Y_m[4]~6, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[4] , vga_control|vga_signal|SCREEN_Y[4], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~10 , vga_control|vga_signal|Add1~10, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[5]~1 , vga_control|vga_signal|SCREEN_Y_m[5]~1, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[5] , vga_control|vga_signal|SCREEN_Y[5], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~12 , vga_control|vga_signal|Add1~12, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[6]~2 , vga_control|vga_signal|SCREEN_Y_m[6]~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[6] , vga_control|vga_signal|SCREEN_Y[6], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|Add1~14 , vga_control|vga_signal|Add1~14, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[7]~3 , vga_control|vga_signal|SCREEN_Y_m[7]~3, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y[7] , vga_control|vga_signal|SCREEN_Y[7], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|SCREEN_Y_m[8]~4 , vga_control|vga_signal|SCREEN_Y_m[8]~4, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~1 , vga_control|vga_signal|always1~1, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~11 , vga_control|vga_signal|always1~11, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|REQUEST_DATA , vga_control|vga_signal|REQUEST_DATA, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16 , sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16, sdram_experiment, 1
instance = comp, \sdram_control|RD_CONTROL_m~0 , sdram_control|RD_CONTROL_m~0, sdram_experiment, 1
instance = comp, \sdram_control|RD_CONTROL_m~1 , sdram_control|RD_CONTROL_m~1, sdram_experiment, 1
instance = comp, \sdram_control|RD_CONTROL_m~2 , sdram_control|RD_CONTROL_m~2, sdram_experiment, 1
instance = comp, \sdram_control|RD_CONTROL_m , sdram_control|RD_CONTROL_m, sdram_experiment, 1
instance = comp, \sdram_control|RD_ING_m , sdram_control|RD_ING_m, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[15]~75 , sdram_control|RAM_COUNT_m[15]~75, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[0] , sdram_control|RAM_COUNT_m[0], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[1]~27 , sdram_control|RAM_COUNT_m[1]~27, sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[1] , sdram_control|RAM_COUNT_m[1], sdram_experiment, 1
instance = comp, \sdram_control|RAM_COUNT_m[2] , sdram_control|RAM_COUNT_m[2], sdram_experiment, 1
instance = comp, \sdram_control|Equal1~0 , sdram_control|Equal1~0, sdram_experiment, 1
instance = comp, \sdram_control|Equal1~1 , sdram_control|Equal1~1, sdram_experiment, 1
instance = comp, \sdram_control|WR_ING_m~0 , sdram_control|WR_ING_m~0, sdram_experiment, 1
instance = comp, \sdram_control|WR_ING_m , sdram_control|WR_ING_m, sdram_experiment, 1
instance = comp, \sdram_control|WR_FIFO_REQ_m~0 , sdram_control|WR_FIFO_REQ_m~0, sdram_experiment, 1
instance = comp, \sdram_control|WR_FIFO_REQ_m , sdram_control|WR_FIFO_REQ_m, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[9] , simulate_camera|COUNT_X[9], sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[2] , simulate_camera|COUNT_X[2], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~0 , simulate_camera|Add0~0, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[0]~4 , simulate_camera|COUNT_X_m[0]~4, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[0] , simulate_camera|COUNT_X[0], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~2 , simulate_camera|Add0~2, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[1] , simulate_camera|COUNT_X[1], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~4 , simulate_camera|Add0~4, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[4] , simulate_camera|COUNT_X[4], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~6 , simulate_camera|Add0~6, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[3] , simulate_camera|COUNT_X[3], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~8 , simulate_camera|Add0~8, sdram_experiment, 1
instance = comp, \simulate_camera|Equal0~0 , simulate_camera|Equal0~0, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[5]~2 , simulate_camera|COUNT_X_m[5]~2, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[5] , simulate_camera|COUNT_X[5], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~10 , simulate_camera|Add0~10, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[10]~5 , simulate_camera|COUNT_X_m[10]~5, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[10] , simulate_camera|COUNT_X[10], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~18 , simulate_camera|Add0~18, sdram_experiment, 1
instance = comp, \simulate_camera|Add0~20 , simulate_camera|Add0~20, sdram_experiment, 1
instance = comp, \simulate_camera|Equal0~1 , simulate_camera|Equal0~1, sdram_experiment, 1
instance = comp, \simulate_camera|Equal0~3 , simulate_camera|Equal0~3, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[2] , simulate_camera|COUNT_Y[2], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~0 , simulate_camera|Add1~0, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[0] , simulate_camera|COUNT_Y[0], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~2 , simulate_camera|Add1~2, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[1] , simulate_camera|COUNT_Y[1], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~4 , simulate_camera|Add1~4, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[7]~2 , simulate_camera|COUNT_Y_m[7]~2, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[7] , simulate_camera|COUNT_Y[7], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~6 , simulate_camera|Add1~6, sdram_experiment, 1
instance = comp, \simulate_camera|Equal1~0 , simulate_camera|Equal1~0, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[9]~5 , simulate_camera|COUNT_Y_m[9]~5, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[9] , simulate_camera|COUNT_Y[9], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~14 , simulate_camera|Add1~14, sdram_experiment, 1
instance = comp, \simulate_camera|Add1~16 , simulate_camera|Add1~16, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[8]~1 , simulate_camera|COUNT_Y_m[8]~1, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[8] , simulate_camera|COUNT_Y[8], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~18 , simulate_camera|Add1~18, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[11]~7 , simulate_camera|COUNT_Y_m[11]~7, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[11] , simulate_camera|COUNT_Y[11], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~20 , simulate_camera|Add1~20, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[10]~6 , simulate_camera|COUNT_Y_m[10]~6, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[10] , simulate_camera|COUNT_Y[10], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~22 , simulate_camera|Add1~22, sdram_experiment, 1
instance = comp, \simulate_camera|Equal1~2 , simulate_camera|Equal1~2, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[3]~9 , simulate_camera|COUNT_Y_m[3]~9, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[3] , simulate_camera|COUNT_Y[3], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~8 , simulate_camera|Add1~8, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[4]~8 , simulate_camera|COUNT_Y_m[4]~8, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[4] , simulate_camera|COUNT_Y[4], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~10 , simulate_camera|Add1~10, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[5]~4 , simulate_camera|COUNT_Y_m[5]~4, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[5] , simulate_camera|COUNT_Y[5], sdram_experiment, 1
instance = comp, \simulate_camera|Add1~12 , simulate_camera|Add1~12, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[6]~3 , simulate_camera|COUNT_Y_m[6]~3, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y[6] , simulate_camera|COUNT_Y[6], sdram_experiment, 1
instance = comp, \simulate_camera|Equal1~1 , simulate_camera|Equal1~1, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_Y_m[4]~0 , simulate_camera|COUNT_Y_m[4]~0, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[6]~3 , simulate_camera|COUNT_X_m[6]~3, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[6] , simulate_camera|COUNT_X[6], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~12 , simulate_camera|Add0~12, sdram_experiment, 1
instance = comp, \simulate_camera|Add0~14 , simulate_camera|Add0~14, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[11]~6 , simulate_camera|COUNT_X_m[11]~6, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[11] , simulate_camera|COUNT_X[11], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~22 , simulate_camera|Add0~22, sdram_experiment, 1
instance = comp, \simulate_camera|Equal0~2 , simulate_camera|Equal0~2, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[7]~1 , simulate_camera|COUNT_X_m[7]~1, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[7] , simulate_camera|COUNT_X[7], sdram_experiment, 1
instance = comp, \simulate_camera|Add0~16 , simulate_camera|Add0~16, sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X[8] , simulate_camera|COUNT_X[8], sdram_experiment, 1
instance = comp, \simulate_camera|COUNT_X_m[9]~0 , simulate_camera|COUNT_X_m[9]~0, sdram_experiment, 1
instance = comp, \simulate_camera|always1~6 , simulate_camera|always1~6, sdram_experiment, 1
instance = comp, \simulate_camera|always1~2 , simulate_camera|always1~2, sdram_experiment, 1
instance = comp, \simulate_camera|always1~3 , simulate_camera|always1~3, sdram_experiment, 1
instance = comp, \simulate_camera|LessThan2~0 , simulate_camera|LessThan2~0, sdram_experiment, 1
instance = comp, \simulate_camera|always1~4 , simulate_camera|always1~4, sdram_experiment, 1
instance = comp, \simulate_camera|LessThan0~0 , simulate_camera|LessThan0~0, sdram_experiment, 1
instance = comp, \simulate_camera|always1~5 , simulate_camera|always1~5, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_DVAL , simulate_camera|CCD_DVAL, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_B[10]~feeder , simulate_camera|CCD_B[10]~feeder, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_B[10] , simulate_camera|CCD_B[10], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a[8] , sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a[8], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[0] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[0] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[0] , sdram_control|sdram_model|sdram_controller|active_data[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector150~0 , sdram_control|sdram_model|sdram_controller|Selector150~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[26]~0 , sdram_control|sdram_model|sdram_controller|m_data[26]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector150~1 , sdram_control|sdram_model|sdram_controller|Selector150~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[0] , sdram_control|sdram_model|sdram_controller|m_data[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe , sdram_control|sdram_model|sdram_controller|oe, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[1] , sdram_control|sdram_model|sdram_controller|active_data[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector149~0 , sdram_control|sdram_model|sdram_controller|Selector149~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector149~1 , sdram_control|sdram_model|sdram_controller|Selector149~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[1] , sdram_control|sdram_model|sdram_controller|m_data[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[2] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[2] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[2] , sdram_control|sdram_model|sdram_controller|active_data[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector148~0 , sdram_control|sdram_model|sdram_controller|Selector148~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector148~1 , sdram_control|sdram_model|sdram_controller|Selector148~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[2] , sdram_control|sdram_model|sdram_controller|m_data[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[3] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[3] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[3] , sdram_control|sdram_model|sdram_controller|active_data[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector147~0 , sdram_control|sdram_model|sdram_controller|Selector147~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector147~1 , sdram_control|sdram_model|sdram_controller|Selector147~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[3] , sdram_control|sdram_model|sdram_controller|m_data[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[4] , sdram_control|sdram_model|sdram_controller|active_data[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector146~0 , sdram_control|sdram_model|sdram_controller|Selector146~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector146~1 , sdram_control|sdram_model|sdram_controller|Selector146~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[4] , sdram_control|sdram_model|sdram_controller|m_data[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[5] , sdram_control|sdram_model|sdram_controller|active_data[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector145~0 , sdram_control|sdram_model|sdram_controller|Selector145~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector145~1 , sdram_control|sdram_model|sdram_controller|Selector145~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[5] , sdram_control|sdram_model|sdram_controller|m_data[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[6] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[6] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[6] , sdram_control|sdram_model|sdram_controller|active_data[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector144~0 , sdram_control|sdram_model|sdram_controller|Selector144~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector144~1 , sdram_control|sdram_model|sdram_controller|Selector144~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[6] , sdram_control|sdram_model|sdram_controller|m_data[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[7] , sdram_control|sdram_model|sdram_controller|active_data[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector143~0 , sdram_control|sdram_model|sdram_controller|Selector143~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector143~1 , sdram_control|sdram_model|sdram_controller|Selector143~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[7] , sdram_control|sdram_model|sdram_controller|m_data[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[8] , sdram_control|sdram_model|sdram_controller|active_data[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector142~0 , sdram_control|sdram_model|sdram_controller|Selector142~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector142~1 , sdram_control|sdram_model|sdram_controller|Selector142~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[8] , sdram_control|sdram_model|sdram_controller|m_data[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[9] , sdram_control|sdram_model|sdram_controller|active_data[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector141~0 , sdram_control|sdram_model|sdram_controller|Selector141~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector141~1 , sdram_control|sdram_model|sdram_controller|Selector141~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[9] , sdram_control|sdram_model|sdram_controller|m_data[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[10] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[10] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[10] , sdram_control|sdram_model|sdram_controller|active_data[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector140~0 , sdram_control|sdram_model|sdram_controller|Selector140~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector140~1 , sdram_control|sdram_model|sdram_controller|Selector140~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[10] , sdram_control|sdram_model|sdram_controller|m_data[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[11] , sdram_control|sdram_model|sdram_controller|active_data[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector139~0 , sdram_control|sdram_model|sdram_controller|Selector139~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector139~1 , sdram_control|sdram_model|sdram_controller|Selector139~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[11] , sdram_control|sdram_model|sdram_controller|m_data[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[12] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[12] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[12] , sdram_control|sdram_model|sdram_controller|active_data[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector138~0 , sdram_control|sdram_model|sdram_controller|Selector138~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector138~1 , sdram_control|sdram_model|sdram_controller|Selector138~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[12] , sdram_control|sdram_model|sdram_controller|m_data[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[13] , sdram_control|sdram_model|sdram_controller|active_data[13], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector137~0 , sdram_control|sdram_model|sdram_controller|Selector137~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector137~1 , sdram_control|sdram_model|sdram_controller|Selector137~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[13] , sdram_control|sdram_model|sdram_controller|m_data[13], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[14] , sdram_control|sdram_model|sdram_controller|active_data[14], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector136~0 , sdram_control|sdram_model|sdram_controller|Selector136~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector136~1 , sdram_control|sdram_model|sdram_controller|Selector136~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[14] , sdram_control|sdram_model|sdram_controller|m_data[14], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[15] , sdram_control|sdram_model|sdram_controller|active_data[15], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector135~0 , sdram_control|sdram_model|sdram_controller|Selector135~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector135~1 , sdram_control|sdram_model|sdram_controller|Selector135~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[15] , sdram_control|sdram_model|sdram_controller|m_data[15], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[16] , sdram_control|sdram_model|sdram_controller|active_data[16], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector134~0 , sdram_control|sdram_model|sdram_controller|Selector134~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector134~1 , sdram_control|sdram_model|sdram_controller|Selector134~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[16] , sdram_control|sdram_model|sdram_controller|m_data[16], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[17] , sdram_control|sdram_model|sdram_controller|active_data[17], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector133~0 , sdram_control|sdram_model|sdram_controller|Selector133~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector133~1 , sdram_control|sdram_model|sdram_controller|Selector133~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[17] , sdram_control|sdram_model|sdram_controller|m_data[17], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_R_m[10]~0 , simulate_camera|CCD_R_m[10]~0, sdram_experiment, 1
instance = comp, \simulate_camera|LessThan4~0 , simulate_camera|LessThan4~0, sdram_experiment, 1
instance = comp, \simulate_camera|LessThan4~1 , simulate_camera|LessThan4~1, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_R_m[10]~1 , simulate_camera|CCD_R_m[10]~1, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_R_m[10]~2 , simulate_camera|CCD_R_m[10]~2, sdram_experiment, 1
instance = comp, \simulate_camera|CCD_R[10] , simulate_camera|CCD_R[10], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 , sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[18] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[18], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[18] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[18], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[18] , sdram_control|sdram_model|sdram_controller|active_data[18], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector132~0 , sdram_control|sdram_model|sdram_controller|Selector132~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector132~1 , sdram_control|sdram_model|sdram_controller|Selector132~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[18] , sdram_control|sdram_model|sdram_controller|m_data[18], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[19] , sdram_control|sdram_model|sdram_controller|active_data[19], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector131~0 , sdram_control|sdram_model|sdram_controller|Selector131~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector131~1 , sdram_control|sdram_model|sdram_controller|Selector131~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[19] , sdram_control|sdram_model|sdram_controller|m_data[19], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[20] , sdram_control|sdram_model|sdram_controller|active_data[20], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector130~0 , sdram_control|sdram_model|sdram_controller|Selector130~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector130~1 , sdram_control|sdram_model|sdram_controller|Selector130~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[20] , sdram_control|sdram_model|sdram_controller|m_data[20], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[21] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[21], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[21] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[21], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[21] , sdram_control|sdram_model|sdram_controller|active_data[21], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector129~0 , sdram_control|sdram_model|sdram_controller|Selector129~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector129~1 , sdram_control|sdram_model|sdram_controller|Selector129~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[21] , sdram_control|sdram_model|sdram_controller|m_data[21], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[22] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[22], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[22] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[22], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[22] , sdram_control|sdram_model|sdram_controller|active_data[22], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector128~0 , sdram_control|sdram_model|sdram_controller|Selector128~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector128~1 , sdram_control|sdram_model|sdram_controller|Selector128~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[22] , sdram_control|sdram_model|sdram_controller|m_data[22], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[23] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[23], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[23] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[23], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[23] , sdram_control|sdram_model|sdram_controller|active_data[23], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector127~0 , sdram_control|sdram_model|sdram_controller|Selector127~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector127~1 , sdram_control|sdram_model|sdram_controller|Selector127~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[23] , sdram_control|sdram_model|sdram_controller|m_data[23], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[24] , sdram_control|sdram_model|sdram_controller|active_data[24], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector126~0 , sdram_control|sdram_model|sdram_controller|Selector126~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector126~1 , sdram_control|sdram_model|sdram_controller|Selector126~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[24] , sdram_control|sdram_model|sdram_controller|m_data[24], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[25] , sdram_control|sdram_model|sdram_controller|active_data[25], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector125~0 , sdram_control|sdram_model|sdram_controller|Selector125~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector125~1 , sdram_control|sdram_model|sdram_controller|Selector125~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[25] , sdram_control|sdram_model|sdram_controller|m_data[25], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[26] , sdram_control|sdram_model|sdram_controller|active_data[26], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector124~0 , sdram_control|sdram_model|sdram_controller|Selector124~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector124~1 , sdram_control|sdram_model|sdram_controller|Selector124~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[26] , sdram_control|sdram_model|sdram_controller|m_data[26], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[27] , sdram_control|sdram_model|sdram_controller|active_data[27], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector123~0 , sdram_control|sdram_model|sdram_controller|Selector123~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector123~1 , sdram_control|sdram_model|sdram_controller|Selector123~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[27] , sdram_control|sdram_model|sdram_controller|m_data[27], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[28] , sdram_control|sdram_model|sdram_controller|active_data[28], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector122~0 , sdram_control|sdram_model|sdram_controller|Selector122~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector122~1 , sdram_control|sdram_model|sdram_controller|Selector122~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[28] , sdram_control|sdram_model|sdram_controller|m_data[28], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[29] , sdram_control|sdram_model|sdram_controller|active_data[29], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector121~0 , sdram_control|sdram_model|sdram_controller|Selector121~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector121~1 , sdram_control|sdram_model|sdram_controller|Selector121~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[29] , sdram_control|sdram_model|sdram_controller|m_data[29], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[30] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[30], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[30] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[30], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[30] , sdram_control|sdram_model|sdram_controller|active_data[30], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector120~0 , sdram_control|sdram_model|sdram_controller|Selector120~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector120~1 , sdram_control|sdram_model|sdram_controller|Selector120~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[30] , sdram_control|sdram_model|sdram_controller|m_data[30], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1 , sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_data[31] , sdram_control|sdram_model|sdram_controller|active_data[31], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector119~0 , sdram_control|sdram_model|sdram_controller|Selector119~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector119~1 , sdram_control|sdram_model|sdram_controller|Selector119~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_data[31] , sdram_control|sdram_model|sdram_controller|m_data[31], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31 , sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0 , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0, sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] , sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0 , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0, sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0], sdram_experiment, 1
instance = comp, \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[5]~0 , vga_control|vga_color|VGA_R[5]~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|LessThan1~0 , vga_control|vga_color|LessThan1~0, sdram_experiment, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[2] , sdram_control|sdram_model|sdram_controller|za_data[2], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, sdram_experiment, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[3] , sdram_control|sdram_model|sdram_controller|za_data[3], sdram_experiment, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[4] , sdram_control|sdram_model|sdram_controller|za_data[4], sdram_experiment, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[5] , sdram_control|sdram_model|sdram_controller|za_data[5], sdram_experiment, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[6] , sdram_control|sdram_model|sdram_controller|za_data[6], sdram_experiment, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[7] , sdram_control|sdram_model|sdram_controller|za_data[7], sdram_experiment, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[8] , sdram_control|sdram_model|sdram_controller|za_data[8], sdram_experiment, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[9] , sdram_control|sdram_model|sdram_controller|za_data[9], sdram_experiment, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[12] , sdram_control|sdram_model|sdram_controller|za_data[12], sdram_experiment, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[13] , sdram_control|sdram_model|sdram_controller|za_data[13], sdram_experiment, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[14] , sdram_control|sdram_model|sdram_controller|za_data[14], sdram_experiment, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[15] , sdram_control|sdram_model|sdram_controller|za_data[15], sdram_experiment, 1
instance = comp, \DRAM_DQ[16]~input , DRAM_DQ[16]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[16] , sdram_control|sdram_model|sdram_controller|za_data[16], sdram_experiment, 1
instance = comp, \DRAM_DQ[17]~input , DRAM_DQ[17]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[17] , sdram_control|sdram_model|sdram_controller|za_data[17], sdram_experiment, 1
instance = comp, \DRAM_DQ[18]~input , DRAM_DQ[18]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[18] , sdram_control|sdram_model|sdram_controller|za_data[18], sdram_experiment, 1
instance = comp, \DRAM_DQ[19]~input , DRAM_DQ[19]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[19] , sdram_control|sdram_model|sdram_controller|za_data[19], sdram_experiment, 1
instance = comp, \DRAM_DQ[22]~input , DRAM_DQ[22]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[22] , sdram_control|sdram_model|sdram_controller|za_data[22], sdram_experiment, 1
instance = comp, \DRAM_DQ[23]~input , DRAM_DQ[23]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[23] , sdram_control|sdram_model|sdram_controller|za_data[23], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 , sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~1 , vga_control|vga_color|VGA_R_m~1, sdram_experiment, 1
instance = comp, \vga_control|vga_color|LessThan5~0 , vga_control|vga_color|LessThan5~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|LessThan5~1 , vga_control|vga_color|LessThan5~1, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~7 , vga_control|vga_color|VGA_R_m~7, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~8 , vga_control|vga_color|VGA_R_m~8, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~9 , vga_control|vga_color|VGA_R_m~9, sdram_experiment, 1
instance = comp, \vga_control|vga_color|LessThan4~0 , vga_control|vga_color|LessThan4~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|LessThan4~1 , vga_control|vga_color|LessThan4~1, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~10 , vga_control|vga_color|VGA_R_m~10, sdram_experiment, 1
instance = comp, \SW[17]~input , SW[17]~input, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~6 , vga_control|vga_color|VGA_R_m~6, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~3 , vga_control|vga_color|VGA_R_m~3, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~4 , vga_control|vga_color|VGA_R_m~4, sdram_experiment, 1
instance = comp, \vga_control|vga_color|always1~2 , vga_control|vga_color|always1~2, sdram_experiment, 1
instance = comp, \vga_control|vga_color|always1~3 , vga_control|vga_color|always1~3, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~0 , vga_control|vga_color|VGA_R_m~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~2 , vga_control|vga_color|VGA_R_m~2, sdram_experiment, 1
instance = comp, \vga_control|vga_color|always1~0 , vga_control|vga_color|always1~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|always1~1 , vga_control|vga_color|always1~1, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~5 , vga_control|vga_color|VGA_R_m~5, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m~11 , vga_control|vga_color|VGA_R_m~11, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[0]~0 , vga_control|vga_color|VGA_B_m[0]~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[0] , vga_control|vga_color|VGA_B[0], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[1]~1 , vga_control|vga_color|VGA_B_m[1]~1, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[1] , vga_control|vga_color|VGA_B[1], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[2]~2 , vga_control|vga_color|VGA_B_m[2]~2, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[2] , vga_control|vga_color|VGA_B[2], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[3]~3 , vga_control|vga_color|VGA_B_m[3]~3, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[3] , vga_control|vga_color|VGA_B[3], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[4]~4 , vga_control|vga_color|VGA_B_m[4]~4, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[4] , vga_control|vga_color|VGA_B[4], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[5]~5 , vga_control|vga_color|VGA_B_m[5]~5, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[5] , vga_control|vga_color|VGA_B[5], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[6]~6 , vga_control|vga_color|VGA_B_m[6]~6, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[6] , vga_control|vga_color|VGA_B[6], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B_m[7]~7 , vga_control|vga_color|VGA_B_m[7]~7, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_B[7] , vga_control|vga_color|VGA_B[7], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~0 , vga_control|vga_signal|always1~0, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~2 , vga_control|vga_signal|always1~2, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|VGA_BLANK_N , vga_control|vga_signal|VGA_BLANK_N, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[0]~0 , vga_control|vga_color|VGA_G_m[0]~0, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[0] , vga_control|vga_color|VGA_G[0], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[1]~1 , vga_control|vga_color|VGA_G_m[1]~1, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[1] , vga_control|vga_color|VGA_G[1], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[2]~2 , vga_control|vga_color|VGA_G_m[2]~2, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[2] , vga_control|vga_color|VGA_G[2], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[3]~3 , vga_control|vga_color|VGA_G_m[3]~3, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[3] , vga_control|vga_color|VGA_G[3], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[4]~4 , vga_control|vga_color|VGA_G_m[4]~4, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[4] , vga_control|vga_color|VGA_G[4], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[5]~5 , vga_control|vga_color|VGA_G_m[5]~5, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[5] , vga_control|vga_color|VGA_G[5], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[6]~6 , vga_control|vga_color|VGA_G_m[6]~6, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[6] , vga_control|vga_color|VGA_G[6], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G_m[7]~7 , vga_control|vga_color|VGA_G_m[7]~7, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_G[7] , vga_control|vga_color|VGA_G[7], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~4 , vga_control|vga_signal|always1~4, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~3 , vga_control|vga_signal|always1~3, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~5 , vga_control|vga_signal|always1~5, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|VGA_HS , vga_control|vga_signal|VGA_HS, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[0]~12 , vga_control|vga_color|VGA_R_m[0]~12, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[0] , vga_control|vga_color|VGA_R[0], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[1]~13 , vga_control|vga_color|VGA_R_m[1]~13, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[1] , vga_control|vga_color|VGA_R[1], sdram_experiment, 1
instance = comp, \DRAM_DQ[24]~input , DRAM_DQ[24]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[24] , sdram_control|sdram_model|sdram_controller|za_data[24], sdram_experiment, 1
instance = comp, \DRAM_DQ[25]~input , DRAM_DQ[25]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[25] , sdram_control|sdram_model|sdram_controller|za_data[25], sdram_experiment, 1
instance = comp, \DRAM_DQ[26]~input , DRAM_DQ[26]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[26] , sdram_control|sdram_model|sdram_controller|za_data[26], sdram_experiment, 1
instance = comp, \DRAM_DQ[27]~input , DRAM_DQ[27]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[27] , sdram_control|sdram_model|sdram_controller|za_data[27], sdram_experiment, 1
instance = comp, \DRAM_DQ[28]~input , DRAM_DQ[28]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[28] , sdram_control|sdram_model|sdram_controller|za_data[28], sdram_experiment, 1
instance = comp, \DRAM_DQ[29]~input , DRAM_DQ[29]~input, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|za_data[29] , sdram_control|sdram_model|sdram_controller|za_data[29], sdram_experiment, 1
instance = comp, \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 , sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[2]~14 , vga_control|vga_color|VGA_R_m[2]~14, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[2] , vga_control|vga_color|VGA_R[2], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[3]~15 , vga_control|vga_color|VGA_R_m[3]~15, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[3] , vga_control|vga_color|VGA_R[3], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[4]~16 , vga_control|vga_color|VGA_R_m[4]~16, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[4] , vga_control|vga_color|VGA_R[4], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[5]~17 , vga_control|vga_color|VGA_R_m[5]~17, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[5] , vga_control|vga_color|VGA_R[5], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[6]~18 , vga_control|vga_color|VGA_R_m[6]~18, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[6] , vga_control|vga_color|VGA_R[6], sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R_m[7]~19 , vga_control|vga_color|VGA_R_m[7]~19, sdram_experiment, 1
instance = comp, \vga_control|vga_color|VGA_R[7] , vga_control|vga_color|VGA_R[7], sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~6 , vga_control|vga_signal|always1~6, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|always1~7 , vga_control|vga_signal|always1~7, sdram_experiment, 1
instance = comp, \vga_control|vga_signal|VGA_VS , vga_control|vga_signal|VGA_VS, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[36] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[36], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[36] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[36], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[6]~0 , sdram_control|sdram_model|sdram_controller|m_addr[6]~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_addr[12] , sdram_control|sdram_model|sdram_controller|i_addr[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[0] , sdram_control|sdram_model|sdram_controller|active_addr[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector116~0 , sdram_control|sdram_model|sdram_controller|Selector116~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector116~1 , sdram_control|sdram_model|sdram_controller|Selector116~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[6]~2 , sdram_control|sdram_model|sdram_controller|m_addr[6]~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[0] , sdram_control|sdram_model|sdram_controller|m_addr[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[1] , sdram_control|sdram_model|sdram_controller|active_addr[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector115~0 , sdram_control|sdram_model|sdram_controller|Selector115~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector115~1 , sdram_control|sdram_model|sdram_controller|Selector115~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[1] , sdram_control|sdram_model|sdram_controller|m_addr[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[2] , sdram_control|sdram_model|sdram_controller|active_addr[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector114~0 , sdram_control|sdram_model|sdram_controller|Selector114~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector114~1 , sdram_control|sdram_model|sdram_controller|Selector114~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[2] , sdram_control|sdram_model|sdram_controller|m_addr[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[3] , sdram_control|sdram_model|sdram_controller|active_addr[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector113~0 , sdram_control|sdram_model|sdram_controller|Selector113~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector113~1 , sdram_control|sdram_model|sdram_controller|Selector113~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[3] , sdram_control|sdram_model|sdram_controller|m_addr[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[4] , sdram_control|sdram_model|sdram_controller|active_addr[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector112~0 , sdram_control|sdram_model|sdram_controller|Selector112~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector112~1 , sdram_control|sdram_model|sdram_controller|Selector112~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[4] , sdram_control|sdram_model|sdram_controller|m_addr[4], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[5] , sdram_control|sdram_model|sdram_controller|active_addr[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector111~0 , sdram_control|sdram_model|sdram_controller|Selector111~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector111~1 , sdram_control|sdram_model|sdram_controller|Selector111~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[5] , sdram_control|sdram_model|sdram_controller|m_addr[5], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[42] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[42], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[42] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[42], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[6] , sdram_control|sdram_model|sdram_controller|active_addr[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector110~0 , sdram_control|sdram_model|sdram_controller|Selector110~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector110~1 , sdram_control|sdram_model|sdram_controller|Selector110~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[6] , sdram_control|sdram_model|sdram_controller|m_addr[6], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[43] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[43], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[7] , sdram_control|sdram_model|sdram_controller|active_addr[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector109~0 , sdram_control|sdram_model|sdram_controller|Selector109~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector109~1 , sdram_control|sdram_model|sdram_controller|Selector109~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector109~2 , sdram_control|sdram_model|sdram_controller|Selector109~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[7] , sdram_control|sdram_model|sdram_controller|m_addr[7], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[44] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[44], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[8] , sdram_control|sdram_model|sdram_controller|active_addr[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector108~0 , sdram_control|sdram_model|sdram_controller|Selector108~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector108~1 , sdram_control|sdram_model|sdram_controller|Selector108~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[8] , sdram_control|sdram_model|sdram_controller|m_addr[8], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45] , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25 , sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|active_addr[9] , sdram_control|sdram_model|sdram_controller|active_addr[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector107~0 , sdram_control|sdram_model|sdram_controller|Selector107~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector107~1 , sdram_control|sdram_model|sdram_controller|Selector107~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[9] , sdram_control|sdram_model|sdram_controller|m_addr[9], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector106~2 , sdram_control|sdram_model|sdram_controller|Selector106~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector106~3 , sdram_control|sdram_model|sdram_controller|Selector106~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[10] , sdram_control|sdram_model|sdram_controller|m_addr[10], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector105~2 , sdram_control|sdram_model|sdram_controller|Selector105~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector105~3 , sdram_control|sdram_model|sdram_controller|Selector105~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[11] , sdram_control|sdram_model|sdram_controller|m_addr[11], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector104~2 , sdram_control|sdram_model|sdram_controller|Selector104~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector104~3 , sdram_control|sdram_model|sdram_controller|Selector104~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_addr[12] , sdram_control|sdram_model|sdram_controller|m_addr[12], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector118~0 , sdram_control|sdram_model|sdram_controller|Selector118~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|WideOr16~0 , sdram_control|sdram_model|sdram_controller|WideOr16~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_bank[0] , sdram_control|sdram_model|sdram_controller|m_bank[0], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector117~0 , sdram_control|sdram_model|sdram_controller|Selector117~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_bank[1] , sdram_control|sdram_model|sdram_controller|m_bank[1], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[1] , sdram_control|sdram_model|sdram_controller|m_cmd[1], sdram_experiment, 1
instance = comp, \main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector19~1 , sdram_control|sdram_model|sdram_controller|Selector19~1, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector0~0 , sdram_control|sdram_model|sdram_controller|Selector0~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|i_cmd[3] , sdram_control|sdram_model|sdram_controller|i_cmd[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector19~0 , sdram_control|sdram_model|sdram_controller|Selector19~0, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector19~2 , sdram_control|sdram_model|sdram_controller|Selector19~2, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|Selector19~3 , sdram_control|sdram_model|sdram_controller|Selector19~3, sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[3] , sdram_control|sdram_model|sdram_controller|m_cmd[3], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[2] , sdram_control|sdram_model|sdram_controller|m_cmd[2], sdram_experiment, 1
instance = comp, \sdram_control|sdram_model|sdram_controller|m_cmd[0] , sdram_control|sdram_model|sdram_controller|m_cmd[0], sdram_experiment, 1
instance = comp, \KEY[1]~input , KEY[1]~input, sdram_experiment, 1
instance = comp, \KEY[2]~input , KEY[2]~input, sdram_experiment, 1
instance = comp, \KEY[3]~input , KEY[3]~input, sdram_experiment, 1
instance = comp, \SW[0]~input , SW[0]~input, sdram_experiment, 1
instance = comp, \SW[1]~input , SW[1]~input, sdram_experiment, 1
instance = comp, \SW[2]~input , SW[2]~input, sdram_experiment, 1
instance = comp, \SW[3]~input , SW[3]~input, sdram_experiment, 1
instance = comp, \SW[4]~input , SW[4]~input, sdram_experiment, 1
instance = comp, \SW[5]~input , SW[5]~input, sdram_experiment, 1
instance = comp, \SW[6]~input , SW[6]~input, sdram_experiment, 1
instance = comp, \SW[7]~input , SW[7]~input, sdram_experiment, 1
instance = comp, \SW[8]~input , SW[8]~input, sdram_experiment, 1
instance = comp, \SW[9]~input , SW[9]~input, sdram_experiment, 1
instance = comp, \SW[10]~input , SW[10]~input, sdram_experiment, 1
instance = comp, \SW[11]~input , SW[11]~input, sdram_experiment, 1
instance = comp, \SW[12]~input , SW[12]~input, sdram_experiment, 1
instance = comp, \SW[13]~input , SW[13]~input, sdram_experiment, 1
instance = comp, \SW[14]~input , SW[14]~input, sdram_experiment, 1
instance = comp, \SW[15]~input , SW[15]~input, sdram_experiment, 1
instance = comp, \SW[16]~input , SW[16]~input, sdram_experiment, 1
instance = comp, \D5M_D[0]~input , D5M_D[0]~input, sdram_experiment, 1
instance = comp, \D5M_D[1]~input , D5M_D[1]~input, sdram_experiment, 1
instance = comp, \D5M_D[2]~input , D5M_D[2]~input, sdram_experiment, 1
instance = comp, \D5M_D[3]~input , D5M_D[3]~input, sdram_experiment, 1
instance = comp, \D5M_D[4]~input , D5M_D[4]~input, sdram_experiment, 1
instance = comp, \D5M_D[5]~input , D5M_D[5]~input, sdram_experiment, 1
instance = comp, \D5M_D[6]~input , D5M_D[6]~input, sdram_experiment, 1
instance = comp, \D5M_D[7]~input , D5M_D[7]~input, sdram_experiment, 1
instance = comp, \D5M_D[8]~input , D5M_D[8]~input, sdram_experiment, 1
instance = comp, \D5M_D[9]~input , D5M_D[9]~input, sdram_experiment, 1
instance = comp, \D5M_D[10]~input , D5M_D[10]~input, sdram_experiment, 1
instance = comp, \D5M_D[11]~input , D5M_D[11]~input, sdram_experiment, 1
instance = comp, \D5M_FVAL~input , D5M_FVAL~input, sdram_experiment, 1
instance = comp, \D5M_LVAL~input , D5M_LVAL~input, sdram_experiment, 1
instance = comp, \D5M_PIXLCLK~input , D5M_PIXLCLK~input, sdram_experiment, 1
instance = comp, \D5M_STROBE~input , D5M_STROBE~input, sdram_experiment, 1
instance = comp, \D5M_SDATA~input , D5M_SDATA~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[20]~input , DRAM_DQ[20]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[21]~input , DRAM_DQ[21]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[30]~input , DRAM_DQ[30]~input, sdram_experiment, 1
instance = comp, \DRAM_DQ[31]~input , DRAM_DQ[31]~input, sdram_experiment, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, sdram_experiment, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, sdram_experiment, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, sdram_experiment, 1
