module width_8to16(
    input clk,
    input rst_n,
    input valid_in,
    input [7:0] data_in,
    output reg valid_out,
    output reg [15:0] data_out
);

reg [7:0] data_lock;
reg [1:0] state;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        data_lock <= 8'd0;
        state <= 2'd0;
        valid_out <= 1'b0;
        data_out <= 16'd0;
    end else begin
        case (state)
            2'd0: begin
                if (valid_in) begin
                    data_lock <= data_in;
                    state <= 2'd1;
                end
            end
            2'd1: begin
                if (valid_in) begin
                    data_out <= {data_lock, data_in};
                    valid_out <= 1'b1;
                    state <= 2'd0;
                end
            end
            default: begin
                state <= 2'd0;
            end
        endcase
    end
end

always @(posedge clk) begin
    if (state!= 2'd1) begin
        valid_out <= 1'b0;
    end
end

endmodule