# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../puzzle.srcs/sources_1/ip/clk_25m" \
"../../../../puzzle.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../puzzle.srcs/sources_1/new/img_mem_ctrl.v" \
"../../../../puzzle.srcs/sim_1/new/tb_mem_ctrl.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
