// Seed: 4263057486
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1
);
  wire id_3;
  assign id_1 = id_3;
  assign id_3 = id_3;
  wire id_4 = -1, id_5 = id_3;
  supply0 id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4
);
  logic id_6;
  wire  id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign id_7 = id_4;
endmodule
