{
  "tags": {
    "norm:M_highest_priv_mode": "machine-mode (M-mode), which is the highest privilege mode in a RISC-V\nhart.",
    "norm:M_mode_at_reset": "M-mode is used for low-level access to a hardware platform and\nis the first mode entered at reset.",
    "norm:M_access_all_lower_priv_CSRs": "M-mode code can access all CSRs at lower privilege levels.",
    "norm:misa_acc": "The misa CSR is a WARL read-write register",
    "norm:misa_always_rd": "This register must be readable in any implementation",
    "norm:MISA_CSR_IMPLEMENTED": "a value of zero can be returned to indicate the misa register has not been implemented",
    "norm:misa_mxl_op_isa": "The MXL (Machine XLEN) field encodes the native base integer ISA width as\nshown in &lt;&lt;misabase&gt;&gt;.",
    "norm:misa_mxl_acc": "The MXL field is read-only.",
    "norm:misa_mxl_op_nz": "If misa is nonzero, the\nMXL field indicates the effective XLEN in M-mode, a constant termed MXLEN.",
    "norm:misa_sz": "The misa CSR is MXLEN bits wide.",
    "norm:misa_extensions_enc": "The Extensions field encodes the presence of the standard extensions,\nwith a single bit per letter of the alphabet (bit 0 encodes presence of\nextension \"A\" , bit 1 encodes presence of extension \"B\", through to\nbit 25 which encodes \"Z\").",
    "norm:misa_i_op": "The \"I\" bit will be set for the RV32I and RV64I base ISAs",
    "norm:misa_e_op": "the \"E\" bit will be set for RV32E and RV64E.",
    "norm:misa_extensions_op": "The Extensions field is a WARL field that can contain writable bits where the\nimplementation allows the supported ISA to be modified.",
    "norm:misa_extensions_rst": "At reset,\nthe Extensions field shall contain the maximal set of supported extensions,\nand \"I\" shall be selected over \"E\" if both are available.",
    "norm:misa_extensions_disabling": "When a standard extension is disabled by clearing its bit in misa, the\ninstructions and CSRs defined or modified by the extension revert to\ntheir defined or reserved behaviors as if the extension is not\nimplemented.",
    "norm:misa_extensions_impl_def": "For a given RISC-V execution environment, an instruction, extension, or\nother feature of the RISC-V ISA is ordinarily judged to be implemented\nor not by the observable execution behavior in that environment. For\nexample, the F extension is said to be implemented for an execution\nenvironment if and only if the instructions that the RISC-V Unprivileged\nISA defines for F execute as specified.",
    "norm:misa_extensions_disabling_def": "With this definition of implemented, disabling an extension by\nclearing its bit in misa results in the extension being considered\nnot implemented in M-mode. For example, setting misa.F=0 results in\nthe F extension being not implemented for M-mode, because the F\nextension&#8217;s instructions will not act as the Unprivileged ISA requires\nbut may instead raise an illegal-instruction exception.",
    "norm:misa_extensions_rsv_ret_0": "All bits that are reserved for future use must return zero when read.",
    "norm:misa_x_op": "The \"X\" bit will be set if there are any non-standard extensions.",
    "norm:misa_b_op": "When the \"B\" bit is 1, the implementation supports the instructions provided by the\nZba, Zbb, and Zbs extensions.",
    "norm:misa_m_op": "When the \"M\" bit is 1, the implementation supports all multiply and\ndivision instructions defined by the M extension.",
    "norm:Zmmul_misa_m": "if the Zmmul extension is supported then\nthe multiply instructions it specifies are supported irrespective\nof the value of the \"M\" bit.",
    "norm:misa_s_op": "When the \"S\" bit is 1, the implementation supports supervisor mode.",
    "norm:misa_u_op": "When the \"U\" bit is 1, the implementation supports user mode.",
    "norm:misa_e_acc": "The \"E\" bit is read-only.",
    "norm:misa_e_not_i": "Unless misa is all read-only zero, the\n\"E\" bit always reads as the complement of the \"I\" bit.",
    "norm:misa_extensions_dependencies": "If an ISA feature x depends on an ISA feature y, then attempting to\nenable feature x but disable feature y results in both features\nbeing disabled.",
    "norm:misa_inc_ialign": "Writing misa may increase IALIGN, e.g., by disabling the \"C\"\nextension. If an instruction that would write misa increases IALIGN,\nand the subsequent instruction's address is not IALIGN-bit aligned, the\nwrite to misa is suppressed, leaving misa unchanged.",
    "norm:mvendorid_sz_acc_op": "The mvendorid CSR is a 32-bit read-only register providing the JEDEC\nmanufacturer ID of the provider of the core.",
    "norm:mvendorid_always_rd": "This register must be readable in any implementation, but a value of 0 can be returned to\nindicate the field is not implemented or that this is a non-commercial implementation.",
    "norm:mvendorid_enc": "JEDEC manufacturer IDs are ordinarily encoded as a sequence of one-byte\ncontinuation codes 0x7f, terminated by a one-byte ID not equal to\n0x7f, with an odd parity bit in the most-significant bit of each byte.\nmvendorid encodes the number of one-byte continuation codes in the\nBank field, and encodes the final byte in the Offset field, discarding\nthe parity bit.",
    "norm:mvendorid_bank_1_less_than_JEDEC": "In JEDEC&#8217;s parlance, the bank number is one greater than the number of\ncontinuation codes; hence, the mvendorid Bank field encodes a value\nthat is one less than the JEDEC bank number.",
    "norm:marchid_sz_acc_op": "The marchid CSR is an MXLEN-bit read-only register encoding the base\nmicroarchitecture of the hart.",
    "norm:marchid_always_rd": "This register must be readable in any\nimplementation, but a value of 0 can be returned to indicate the field is not implemented.",
    "norm:mimpid_op": "The mimpid CSR provides a unique encoding of the version of the\nprocessor implementation.",
    "norm:mimpid_always_rd": "This register must be readable in any\nimplementation, but a value of 0 can be returned to indicate that the field is not implemented.",
    "norm:mhartid_sz_acc_op": "The mhartid CSR is an MXLEN-bit read-only register containing the\ninteger ID of the hardware thread running the code.",
    "norm:mhartid_always_rd": "This register must be readable in any implementation.",
    "norm:mstatus_sz_acc": "The mstatus register is an MXLEN-bit read/write register formatted as\nshown in &lt;&lt;mstatusreg-rv32&gt;&gt; for RV32 and &lt;&lt;mstatusreg&gt;&gt; for RV64.",
    "norm:mstatush_sz_acc": "For RV32 only, mstatush is a 32-bit read/write register formatted as shown in &lt;&lt;mstatushreg&gt;&gt;.",
    "norm:mstatush_enc": "Bits 30:4 of mstatush generally contain the same fields found in bits 62:36 of mstatus for RV64. Fields SD, SXL, and UXL do not exist in mstatush."
  },
  "sections": {
    "title": "",
    "id": "",
    "children": [
      {
        "title": "Preface",
        "id": "_preface",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "Introduction",
        "id": "_introduction",
        "children": [
          {
            "title": "RISC-V Privileged Software Stack Terminology",
            "id": "_risc_v_privileged_software_stack_terminology",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Privilege Levels",
            "id": "_privilege_levels",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Debug Mode",
            "id": "_debug_mode",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "Control and Status Registers (CSRs)",
        "id": "priv-csrs",
        "children": [
          {
            "title": "CSR Address Mapping Conventions",
            "id": "_csr_address_mapping_conventions",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "CSR Listing",
            "id": "_csr_listing",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "CSR Field Specifications",
            "id": "_csr_field_specifications",
            "children": [
              {
                "title": "Reserved Writes Preserve Values, Reads Ignore Values (WPRI)",
                "id": "_reserved_writes_preserve_values_reads_ignore_values_wpri",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Write/Read Only Legal Values (WLRL)",
                "id": "_writeread_only_legal_values_wlrl",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Write Any Values, Reads Legal Values (WARL)",
                "id": "_write_any_values_reads_legal_values_warl",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "CSR Field Modulation",
            "id": "_csr_field_modulation",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Implicit Reads of CSRs",
            "id": "_implicit_reads_of_csrs",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "CSR Width Modulation",
            "id": "csrwidthmodulation",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Explicit Accesses to CSRs Wider than XLEN",
            "id": "_explicit_accesses_to_csrs_wider_than_xlen",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "Machine-Level ISA, Version 1.13",
        "id": "machine",
        "children": [
          {
            "title": "Machine-Level CSRs",
            "id": "_machine_level_csrs",
            "children": [
              {
                "title": "Machine ISA (misa) Register",
                "id": "misa",
                "children": [

                ],
                "tags": [
                  "norm:misa_acc",
                  "norm:misa_always_rd",
                  "norm:MISA_CSR_IMPLEMENTED",
                  "norm:misa_mxl_op_isa",
                  "norm:misa_mxl_acc",
                  "norm:misa_mxl_op_nz",
                  "norm:misa_sz",
                  "norm:misa_extensions_enc",
                  "norm:misa_i_op",
                  "norm:misa_e_op",
                  "norm:misa_extensions_op",
                  "norm:misa_extensions_rst",
                  "norm:misa_extensions_disabling",
                  "norm:misa_extensions_impl_def",
                  "norm:misa_extensions_disabling_def",
                  "norm:misa_extensions_rsv_ret_0",
                  "norm:misa_x_op",
                  "norm:misa_b_op",
                  "norm:misa_m_op",
                  "norm:Zmmul_misa_m",
                  "norm:misa_s_op",
                  "norm:misa_u_op",
                  "norm:misa_e_acc",
                  "norm:misa_e_not_i",
                  "norm:misa_extensions_dependencies",
                  "norm:misa_inc_ialign"
                ]
              },
              {
                "title": "Machine Vendor ID (mvendorid) Register",
                "id": "_machine_vendor_id_mvendorid_register",
                "children": [

                ],
                "tags": [
                  "norm:mvendorid_sz_acc_op",
                  "norm:mvendorid_always_rd",
                  "norm:mvendorid_enc",
                  "norm:mvendorid_bank_1_less_than_JEDEC"
                ]
              },
              {
                "title": "Machine Architecture ID (marchid) Register",
                "id": "_machine_architecture_id_marchid_register",
                "children": [

                ],
                "tags": [
                  "norm:marchid_sz_acc_op",
                  "norm:marchid_always_rd"
                ]
              },
              {
                "title": "Machine Implementation ID (mimpid) Register",
                "id": "_machine_implementation_id_mimpid_register",
                "children": [

                ],
                "tags": [
                  "norm:mimpid_op",
                  "norm:mimpid_always_rd"
                ]
              },
              {
                "title": "Hart ID (mhartid) Register",
                "id": "_hart_id_mhartid_register",
                "children": [

                ],
                "tags": [
                  "norm:mhartid_sz_acc_op",
                  "norm:mhartid_always_rd"
                ]
              },
              {
                "title": "Machine Status (mstatus and mstatush) Registers",
                "id": "_machine_status_mstatus_and_mstatush_registers",
                "children": [
                  {
                    "title": "Privilege and Global Interrupt-Enable Stack in mstatus register",
                    "id": "privstack",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Double Trap Control in mstatus Register",
                    "id": "machine-double-trap",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Base ISA Control in mstatus Register",
                    "id": "xlen-control",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Memory Privilege in mstatus Register",
                    "id": "_memory_privilege_in_mstatus_register",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Endianness Control in mstatus and mstatush Registers",
                    "id": "_endianness_control_in_mstatus_and_mstatush_registers",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Virtualization Support in mstatus Register",
                    "id": "virt-control",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Extension Context Status in mstatus Register",
                    "id": "_extension_context_status_in_mstatus_register",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Previous Expected Landing Pad (ELP) State in mstatus Register",
                    "id": "_previous_expected_landing_pad_elp_state_in_mstatus_register",
                    "children": [

                    ],
                    "tags": [

                    ]
                  }
                ],
                "tags": [
                  "norm:mstatus_sz_acc",
                  "norm:mstatush_sz_acc",
                  "norm:mstatush_enc"
                ]
              },
              {
                "title": "Machine Trap-Vector Base-Address (mtvec) Register",
                "id": "_machine_trap_vector_base_address_mtvec_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Trap Delegation (medeleg and mideleg) Registers",
                "id": "_machine_trap_delegation_medeleg_and_mideleg_registers",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Interrupt (mip and mie) Registers",
                "id": "_machine_interrupt_mip_and_mie_registers",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hardware Performance Monitor",
                "id": "_hardware_performance_monitor",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Counter-Enable (mcounteren) Register",
                "id": "mcounteren",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Counter-Inhibit (mcountinhibit) Register",
                "id": "_machine_counter_inhibit_mcountinhibit_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Scratch (mscratch) Register",
                "id": "_machine_scratch_mscratch_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Exception Program Counter (mepc) Register",
                "id": "_machine_exception_program_counter_mepc_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Cause (mcause) Register",
                "id": "mcause",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Trap Value (mtval) Register",
                "id": "_machine_trap_value_mtval_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Configuration Pointer (mconfigptr) Register",
                "id": "_machine_configuration_pointer_mconfigptr_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Environment Configuration (menvcfg) Register",
                "id": "sec:menvcfg",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Security Configuration (mseccfg) Register",
                "id": "_machine_security_configuration_mseccfg_register",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [
              "norm:M_access_all_lower_priv_CSRs"
            ]
          },
          {
            "title": "Machine-Level Memory-Mapped Registers",
            "id": "_machine_level_memory_mapped_registers",
            "children": [
              {
                "title": "Machine Timer (mtime and mtimecmp) Registers",
                "id": "_machine_timer_mtime_and_mtimecmp_registers",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Machine-Mode Privileged Instructions",
            "id": "_machine_mode_privileged_instructions",
            "children": [
              {
                "title": "Environment Call and Breakpoint",
                "id": "_environment_call_and_breakpoint",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Trap-Return Instructions",
                "id": "otherpriv",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Wait for Interrupt",
                "id": "wfi",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Custom SYSTEM Instructions",
                "id": "_custom_system_instructions",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Reset",
            "id": "reset",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Non-Maskable Interrupts",
            "id": "nmi",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Physical Memory Attributes",
            "id": "pma",
            "children": [
              {
                "title": "Main Memory versus I/O Regions",
                "id": "_main_memory_versus_io_regions",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supported Access Type PMAs",
                "id": "_supported_access_type_pmas",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Atomicity PMAs",
                "id": "_atomicity_pmas",
                "children": [
                  {
                    "title": "AMO PMA",
                    "id": "_amo_pma",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Reservability PMA",
                    "id": "_reservability_pma",
                    "children": [

                    ],
                    "tags": [

                    ]
                  }
                ],
                "tags": [

                ]
              },
              {
                "title": "Misaligned Atomicity Granule PMA",
                "id": "_misaligned_atomicity_granule_pma",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Memory-Ordering PMAs",
                "id": "_memory_ordering_pmas",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Coherence and Cacheability PMAs",
                "id": "_coherence_and_cacheability_pmas",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Idempotency PMAs",
                "id": "_idempotency_pmas",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Physical Memory Protection",
            "id": "pmp",
            "children": [
              {
                "title": "Physical Memory Protection CSRs",
                "id": "_physical_memory_protection_csrs",
                "children": [
                  {
                    "title": "Address Matching",
                    "id": "_address_matching",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Locking and Privilege Mode",
                    "id": "_locking_and_privilege_mode",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Priority and Matching Logic",
                    "id": "_priority_and_matching_logic",
                    "children": [

                    ],
                    "tags": [

                    ]
                  }
                ],
                "tags": [

                ]
              },
              {
                "title": "Physical Memory Protection and Paging",
                "id": "pmp-vmem",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          }
        ],
        "tags": [
          "norm:M_highest_priv_mode",
          "norm:M_mode_at_reset"
        ]
      },
      {
        "title": "\"Smstateen/Ssstateen\" Extensions, Version 1.0",
        "id": "smstateen",
        "children": [
          {
            "title": "State Enable Extensions",
            "id": "_state_enable_extensions",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "State Enable 0 Registers",
            "id": "_state_enable_0_registers",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Usage",
            "id": "_usage",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smcsrind/Sscsrind\" Indirect CSR Access, Version 1.0",
        "id": "indirect-csr",
        "children": [
          {
            "title": "Introduction",
            "id": "_introduction_2",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Machine-level CSRs",
            "id": "body",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Supervisor-level CSRs",
            "id": "_supervisor_level_csrs",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Virtual Supervisor-level CSRs",
            "id": "_virtual_supervisor_level_csrs",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Access control by the state-enable CSRs",
            "id": "_access_control_by_the_state_enable_csrs",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smepmp\" Extension for PMP Enhancements for memory access and execution prevention in Machine mode, Version 1.0",
        "id": "smepmp",
        "children": [
          {
            "title": "Introduction",
            "id": "_introduction_3",
            "children": [
              {
                "title": "Threat model",
                "id": "_threat_model",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "mseccfg CSR",
            "id": "mseccfg_csr",
            "children": [
              {
                "title": "Truth table when mseccfg.MML is set",
                "id": "_truth_table_when_mseccfg_mml_is_set",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Visual representation",
                "id": "_visual_representation",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Smepmp software discovery",
            "id": "_smepmp_software_discovery",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Rationale",
            "id": "rationale",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smcntrpmf\" Cycle and Instret Privilege Mode Filtering, Version 1.0",
        "id": "_smcntrpmf_cycle_and_instret_privilege_mode_filtering_version_1_0",
        "children": [
          {
            "title": "Introduction",
            "id": "_introduction_4",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "CSRs",
            "id": "_csrs",
            "children": [
              {
                "title": "Machine Counter Configuration (mcyclecfg, minstretcfg) Registers",
                "id": "_machine_counter_configuration_mcyclecfg_minstretcfg_registers",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Counter Behavior",
            "id": "_counter_behavior",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smrnmi\" Extension for Resumable Non-Maskable Interrupts, Version 1.0",
        "id": "rnmi",
        "children": [
          {
            "title": "RNMI Interrupt Signals",
            "id": "_rnmi_interrupt_signals",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "RNMI Handler Addresses",
            "id": "_rnmi_handler_addresses",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "RNMI CSRs",
            "id": "_rnmi_csrs",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "MNRET Instruction",
            "id": "_mnret_instruction",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "RNMI Operation",
            "id": "_rnmi_operation",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smcdeleg/Ssccfg\" Counter Delegation Extensions, Version 1.0",
        "id": "smcdeleg",
        "children": [
          {
            "title": "Counter Delegation",
            "id": "_counter_delegation",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Supervisor Counter Inhibit (scountinhibit) Register",
            "id": "_supervisor_counter_inhibit_scountinhibit_register",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Virtualizing scountovf",
            "id": "_virtualizing_scountovf",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Virtualizing Local-Counter-Overflow Interrupts",
            "id": "_virtualizing_local_counter_overflow_interrupts",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smdbltrp\" Double Trap Extension, Version 1.0",
        "id": "smdbltrp",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Smctr\" Control Transfer Records Extension, Version 1.0",
        "id": "smctr",
        "children": [
          {
            "title": "CSRs",
            "id": "_csrs_2",
            "children": [
              {
                "title": "Machine Control Transfer Records Control Register (mctrctl)",
                "id": "_machine_control_transfer_records_control_register_mctrctl",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Control Transfer Records Control Register (sctrctl)",
                "id": "_supervisor_control_transfer_records_control_register_sctrctl",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Control Transfer Records Control Register (vsctrctl)",
                "id": "_virtual_supervisor_control_transfer_records_control_register_vsctrctl",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Control Transfer Records Depth Register (sctrdepth)",
                "id": "_supervisor_control_transfer_records_depth_register_sctrdepth",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Control Transfer Records Status Register (sctrstatus)",
                "id": "_supervisor_control_transfer_records_status_register_sctrstatus",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Entry Registers",
            "id": "_entry_registers",
            "children": [
              {
                "title": "Control Transfer Record Source Register (ctrsource)",
                "id": "_control_transfer_record_source_register_ctrsource",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Control Transfer Record Target Register (ctrtarget)",
                "id": "_control_transfer_record_target_register_ctrtarget",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Control Transfer Record Metadata Register (ctrdata)",
                "id": "_control_transfer_record_metadata_register_ctrdata",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Instructions",
            "id": "_instructions",
            "children": [
              {
                "title": "Supervisor CTR Clear Instruction",
                "id": "_supervisor_ctr_clear_instruction",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "State Enable Access Control",
            "id": "_state_enable_access_control",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Behavior",
            "id": "_behavior",
            "children": [
              {
                "title": "Privilege Mode Transitions",
                "id": "_privilege_mode_transitions",
                "children": [
                  {
                    "title": "Virtualization Mode Transitions",
                    "id": "_virtualization_mode_transitions",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "External Traps",
                    "id": "_external_traps",
                    "children": [

                    ],
                    "tags": [

                    ]
                  }
                ],
                "tags": [

                ]
              },
              {
                "title": "Transfer Type Filtering",
                "id": "_transfer_type_filtering",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Cycle Counting",
                "id": "_cycle_counting",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "RAS (Return Address Stack) Emulation Mode",
                "id": "_ras_return_address_stack_emulation_mode",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Freeze",
                "id": "_freeze",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Custom Extensions",
            "id": "_custom_extensions",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "Supervisor-Level ISA, Version 1.13",
        "id": "supervisor",
        "children": [
          {
            "title": "Supervisor CSRs",
            "id": "_supervisor_csrs",
            "children": [
              {
                "title": "Supervisor Status (sstatus) Register",
                "id": "sstatus",
                "children": [
                  {
                    "title": "Base ISA Control in sstatus Register",
                    "id": "_base_isa_control_in_sstatus_register",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Memory Privilege in sstatus Register",
                    "id": "sum",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Endianness Control in sstatus Register",
                    "id": "_endianness_control_in_sstatus_register",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Previous Expected Landing Pad (ELP) State in sstatus Register",
                    "id": "_previous_expected_landing_pad_elp_state_in_sstatus_register",
                    "children": [

                    ],
                    "tags": [

                    ]
                  },
                  {
                    "title": "Double Trap Control in sstatus Register",
                    "id": "supv-double-trap",
                    "children": [

                    ],
                    "tags": [

                    ]
                  }
                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Trap Vector Base Address (stvec)  Register",
                "id": "_supervisor_trap_vector_base_address_stvec_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Interrupt (sip and sie) Registers",
                "id": "_supervisor_interrupt_sip_and_sie_registers",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Timers and Performance Counters",
                "id": "_supervisor_timers_and_performance_counters",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Counter-Enable (scounteren) Register",
                "id": "_counter_enable_scounteren_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Scratch (sscratch) Register",
                "id": "_supervisor_scratch_sscratch_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Exception Program Counter (sepc) Register",
                "id": "_supervisor_exception_program_counter_sepc_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Cause (scause) Register",
                "id": "scause",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Trap Value (stval) Register",
                "id": "_supervisor_trap_value_stval_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Environment Configuration (senvcfg) Register",
                "id": "sec:senvcfg",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Address Translation and Protection (satp) Register",
                "id": "satp",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Supervisor Instructions",
            "id": "_supervisor_instructions",
            "children": [
              {
                "title": "Supervisor Memory-Management Fence Instruction",
                "id": "sfence.vma",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Sv32: Page-Based 32-bit Virtual-Memory Systems",
            "id": "sv32",
            "children": [
              {
                "title": "Addressing and Memory Protection",
                "id": "translation",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Address Translation Process",
                "id": "sv32algorithm",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Sv39: Page-Based 39-bit Virtual-Memory System",
            "id": "sv39",
            "children": [
              {
                "title": "Addressing and Memory Protection",
                "id": "addressing-and-memory-protection",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Sv48: Page-Based 48-bit Virtual-Memory System",
            "id": "sv48",
            "children": [
              {
                "title": "Addressing and Memory Protection",
                "id": "addressing-and-memory-protection-1",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Sv57: Page-Based 57-bit Virtual-Memory System",
            "id": "sv57",
            "children": [
              {
                "title": "Addressing and Memory Protection",
                "id": "addressing-and-memory-protection-2",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Svnapot\" Extension for NAPOT Translation Contiguity, Version 1.0",
        "id": "svnapot",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Svpbmt\" Extension for Page-Based Memory Types, Version 1.0",
        "id": "svpbmt",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Svinval\" Extension for Fine-Grained Address-Translation Cache Invalidation, Version 1.0",
        "id": "svinval",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Svadu\" Extension for Hardware Updating of A/D Bits, Version 1.0",
        "id": "sec:svadu",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Svvptc\" Extension for Obviating Memory-Management Instructions after Marking PTEs Valid, Version 1.0",
        "id": "sec:svvptc",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Svrsw60t59b\" Extension for PTE Reserved-for-Software Bits 60-59, Version 1.0",
        "id": "sec:svrsw60t59b",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "\"Ssqosid\" Extension for Quality-of-Service (QoS) Identifiers, Version 1.0",
        "id": "ssqosid",
        "children": [
          {
            "title": "Supervisor Resource Management Configuration (srmcfg) register",
            "id": "_supervisor_resource_management_configuration_srmcfg_register",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Sstc\" Extension for Supervisor-mode Timer Interrupts, Version 1.0",
        "id": "Sstc",
        "children": [
          {
            "title": "Machine and Supervisor Level Additions",
            "id": "_machine_and_supervisor_level_additions",
            "children": [
              {
                "title": "Supervisor Timer (stimecmp) Register",
                "id": "_supervisor_timer_stimecmp_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Interrupt (mip and mie) Registers",
                "id": "_machine_interrupt_mip_and_mie_registers_2",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Supervisor Interrupt (sip and sie) Registers",
                "id": "_supervisor_interrupt_sip_and_sie_registers_2",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Counter-Enable (mcounteren) Register",
                "id": "_machine_counter_enable_mcounteren_register",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Hypervisor Extension Additions",
            "id": "_hypervisor_extension_additions",
            "children": [
              {
                "title": "Virtual Supervisor Timer (vstimecmp) Register",
                "id": "_virtual_supervisor_timer_vstimecmp_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Interrupt (hvip, hip, and hie) Registers",
                "id": "_hypervisor_interrupt_hvip_hip_and_hie_registers",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Counter-Enable (hcounteren) Register",
                "id": "_hypervisor_counter_enable_hcounteren_register",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Environment Config (menvcfg and henvcfg) Support",
            "id": "_environment_config_menvcfg_and_henvcfg_support",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Sscofpmf\" Extension for Count Overflow and Mode-Based Filtering, Version 1.0",
        "id": "Sscofpmf",
        "children": [
          {
            "title": "Count Overflow Control",
            "id": "_count_overflow_control",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Supervisor Count Overflow (scountovf) Register",
            "id": "_supervisor_count_overflow_scountovf_register",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"H\" Extension for Hypervisor Support, Version 1.0",
        "id": "hypervisor",
        "children": [
          {
            "title": "Privilege Modes",
            "id": "_privilege_modes",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Hypervisor and Virtual Supervisor CSRs",
            "id": "_hypervisor_and_virtual_supervisor_csrs",
            "children": [
              {
                "title": "Hypervisor Status (hstatus) Register",
                "id": "sec:hstatus",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Trap Delegation (hedeleg and hideleg) Registers",
                "id": "_hypervisor_trap_delegation_hedeleg_and_hideleg_registers",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Interrupt (hvip, hip, and hie) Registers",
                "id": "hinterruptregs",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Guest External Interrupt Registers (hgeip and hgeie)",
                "id": "hgeinterruptregs",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Environment Configuration Register (henvcfg)",
                "id": "sec:henvcfg",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Counter-Enable (hcounteren) Register",
                "id": "_hypervisor_counter_enable_hcounteren_register_2",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Time Delta (htimedelta) Register",
                "id": "_hypervisor_time_delta_htimedelta_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Trap Value (htval) Register",
                "id": "_hypervisor_trap_value_htval_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Trap Instruction (htinst) Register",
                "id": "_hypervisor_trap_instruction_htinst_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Guest Address Translation and Protection (hgatp) Register",
                "id": "hgatp",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Status (vsstatus) Register",
                "id": "vsstatus",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Interrupt (vsip and vsie) Registers",
                "id": "_virtual_supervisor_interrupt_vsip_and_vsie_registers",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Trap Vector Base Address (vstvec) Register",
                "id": "_virtual_supervisor_trap_vector_base_address_vstvec_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Scratch (vsscratch) Register",
                "id": "_virtual_supervisor_scratch_vsscratch_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Exception Program Counter (vsepc) Register",
                "id": "_virtual_supervisor_exception_program_counter_vsepc_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Cause (vscause) Register",
                "id": "_virtual_supervisor_cause_vscause_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Trap Value (vstval) Register",
                "id": "_virtual_supervisor_trap_value_vstval_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Virtual Supervisor Address Translation and Protection (vsatp) Register",
                "id": "_virtual_supervisor_address_translation_and_protection_vsatp_register",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Hypervisor Instructions",
            "id": "_hypervisor_instructions",
            "children": [
              {
                "title": "Hypervisor Virtual-Machine Load and Store Instructions",
                "id": "_hypervisor_virtual_machine_load_and_store_instructions",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Hypervisor Memory-Management Fence Instructions",
                "id": "hfence.vma",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Machine-Level CSRs",
            "id": "_machine_level_csrs_2",
            "children": [
              {
                "title": "Machine Status (mstatus and mstatush) Registers",
                "id": "_machine_status_mstatus_and_mstatush_registers_2",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Interrupt Delegation (mideleg) Register",
                "id": "_machine_interrupt_delegation_mideleg_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Interrupt (mip and mie) Registers",
                "id": "_machine_interrupt_mip_and_mie_registers_3",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Second Trap Value (mtval2) Register",
                "id": "_machine_second_trap_value_mtval2_register",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Machine Trap Instruction (mtinst) Register",
                "id": "_machine_trap_instruction_mtinst_register",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Two-Stage Address Translation",
            "id": "two-stage-translation",
            "children": [
              {
                "title": "Guest Physical Address Translation",
                "id": "guest-addr-translation",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Guest-Page Faults",
                "id": "_guest_page_faults",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Memory-Management Fences",
                "id": "hyp-mm-fences",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Traps",
            "id": "_traps",
            "children": [
              {
                "title": "Trap Cause Codes",
                "id": "sec:hcauses",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Trap Entry",
                "id": "_trap_entry",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Transformed Instruction or Pseudoinstruction for mtinst or htinst",
                "id": "tinst-vals",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Trap Return",
                "id": "_trap_return",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "Control-flow Integrity (CFI)",
        "id": "priv-cfi",
        "children": [
          {
            "title": "Landing Pad (Zicfilp)",
            "id": "priv-forward",
            "children": [
              {
                "title": "Landing-Pad-Enabled (LPE) State",
                "id": "FCFIACT",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Preserving Expected Landing Pad State on Traps",
                "id": "ZICFILP_FORWARD_TRAPS",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "Shadow Stack (Zicfiss)",
            "id": "priv-backward",
            "children": [
              {
                "title": "Shadow Stack Pointer (ssp) CSR access control",
                "id": "_shadow_stack_pointer_ssp_csr_access_control",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Shadow-Stack-Enabled (SSE) State",
                "id": "_shadow_stack_enabled_sse_state",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Shadow Stack Memory Protection",
                "id": "SSMP",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "\"Ssdbltrp\" Double Trap Extension, Version 1.0",
        "id": "ssdbltrp",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "Pointer Masking Extensions, Version 1.0.0",
        "id": "Zpm",
        "children": [
          {
            "title": "Introduction",
            "id": "_introduction_5",
            "children": [

            ],
            "tags": [

            ]
          },
          {
            "title": "Background",
            "id": "_background",
            "children": [
              {
                "title": "Definitions",
                "id": "_definitions",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "The “Ignore” Transformation",
                "id": "sec-ignore-transform",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Example",
                "id": "_example",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Determining the Value of PMLEN",
                "id": "_determining_the_value_of_pmlen",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Pointer Masking and Privilege Modes",
                "id": "_pointer_masking_and_privilege_modes",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Memory Accesses Subject to Pointer Masking",
                "id": "_memory_accesses_subject_to_pointer_masking",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Pointer Masking Extensions",
                "id": "_pointer_masking_extensions",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          },
          {
            "title": "ISA Extensions",
            "id": "_isa_extensions",
            "children": [
              {
                "title": "Ssnpm",
                "id": "_ssnpm",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Smnpm",
                "id": "_smnpm",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Smmpm",
                "id": "_smmpm",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Interaction with SFENCE.VMA",
                "id": "_interaction_with_sfence_vma",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Interaction with Two-Stage Address Translation",
                "id": "_interaction_with_two_stage_address_translation",
                "children": [

                ],
                "tags": [

                ]
              },
              {
                "title": "Number of Masked Bits",
                "id": "_number_of_masked_bits",
                "children": [

                ],
                "tags": [

                ]
              }
            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "RISC-V Privileged Instruction Set Listings",
        "id": "_risc_v_privileged_instruction_set_listings",
        "children": [

        ],
        "tags": [

        ]
      },
      {
        "title": "History",
        "id": "_history",
        "children": [
          {
            "title": "Research Funding at UC Berkeley",
            "id": "_research_funding_at_uc_berkeley",
            "children": [

            ],
            "tags": [

            ]
          }
        ],
        "tags": [

        ]
      },
      {
        "title": "Bibliography",
        "id": "_bibliography",
        "children": [

        ],
        "tags": [

        ]
      }
    ],
    "tags": [

    ]
  }
}