<!-- image -->

Table 16-289. WORD\_0 to WORD\_63 Register Field Descriptions (continued)

| Bit   | Field          | Type   | Reset   | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------|----------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 14-13 | RESERVED       | W      |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 12-8  | ENTRY1_CHANNEL | R/W    |         | This field indicates the channel number that is to be given an opportunity to transfer data. If this is a Tx entry, the DMA will be presented with a scheduling credit for that exact Tx channel. If this is an Rx entry, the DMA will be presented with a scheduling credit for the Rx FIFO that is associated with this channel. For Rx FIFOs which carry traffic for more than 1 Rx DMA channel, the exact channel number that is given in the Rx credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry. |
| 7     | ENTRY0_RXTX    | W      | 0h      | This bit indicates if this entry is for a Tx or an Rx channel and is encoded as follows: 0 = Tx Channel 1 = Rx Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 6-5   | RESERVED       | W      |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 4-0   | ENTRY0_CHANNEL | R/W    |         | This field indicates the channel number that is to be given an opportunity to transfer data. If this is a Tx entry, the DMA will be presented with a scheduling credit for that exact Tx channel. If this is an Rx entry, the DMA will be presented with a scheduling credit for the Rx FIFO that is associated with this channel. For Rx FIFOs which carry traffic for more than 1 Rx DMA channel, the exact channel number that is given in the Rx credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry. |

## 16.4.7 QUEUE\_MGR Registers

Table 16-290 lists the memory-mapped registers for the QUEUE\_MGR. All register offset addresses not listed in Table 16-290 should be considered as reserved locations and the register contents should not be modified.

Table 16-290. QUEUE\_MGR REGISTERS

| Offset   | Acronym   | Register Name   | Section           |
|----------|-----------|-----------------|-------------------|
| 0h       | QMGRREVID |                 | Section 16.4.7.1  |
| 8h       | QMGRRST   |                 | Section 16.4.7.2  |
| 20h      | FDBSC0    |                 | Section 16.4.7.3  |
| 24h      | FDBSC1    |                 | Section 16.4.7.4  |
| 28h      | FDBSC2    |                 | Section 16.4.7.5  |
| 2Ch      | FDBSC3    |                 | Section 16.4.7.6  |
| 30h      | FDBSC4    |                 | Section 16.4.7.7  |
| 34h      | FDBSC5    |                 | Section 16.4.7.8  |
| 38h      | FDBSC6    |                 | Section 16.4.7.9  |
| 3Ch      | FDBSC7    |                 | Section 16.4.7.10 |
| 80h      | LRAM0BASE |                 | Section 16.4.7.11 |
| 84h      | LRAM0SIZE |                 | Section 16.4.7.12 |
| 88h      | LRAM1BASE |                 | Section 16.4.7.13 |
| 90h      | PEND0     |                 | Section 16.4.7.14 |
| 94h      | PEND1     |                 | Section 16.4.7.15 |
| 98h      | PEND2     |                 | Section 16.4.7.16 |
| 9Ch      | PEND3     |                 | Section 16.4.7.17 |
| A0h      | PEND4     |                 | Section 16.4.7.18 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym    | Register Name   | Section           |
|----------|------------|-----------------|-------------------|
| 1000h    | QMEMRBASE0 |                 | Section 16.4.7.19 |
| 1004h    | QMEMCTRL0  |                 | Section 16.4.7.20 |
| 1010h    | QMEMRBASE1 |                 | Section 16.4.7.21 |
| 1014h    | QMEMCTRL1  |                 | Section 16.4.7.22 |
| 1020h    | QMEMRBASE2 |                 | Section 16.4.7.23 |
| 1024h    | QMEMCTRL2  |                 | Section 16.4.7.24 |
| 1030h    | QMEMRBASE3 |                 | Section 16.4.7.25 |
| 1034h    | QMEMCTRL3  |                 | Section 16.4.7.26 |
| 1040h    | QMEMRBASE4 |                 | Section 16.4.7.27 |
| 1044h    | QMEMCTRL4  |                 | Section 16.4.7.28 |
| 1050h    | QMEMRBASE5 |                 | Section 16.4.7.29 |
| 1054h    | QMEMCTRL5  |                 | Section 16.4.7.30 |
| 1060h    | QMEMRBASE6 |                 | Section 16.4.7.31 |
| 1064h    | QMEMCTRL6  |                 | Section 16.4.7.32 |
| 1070h    | QMEMRBASE7 |                 | Section 16.4.7.33 |
| 1074h    | QMEMCTRL7  |                 | Section 16.4.7.34 |
| 2000h    | QUEUE_0_A  |                 | Section 16.4.7.35 |
| 2004h    | QUEUE_0_B  |                 | Section 16.4.7.36 |
| 2008h    | QUEUE_0_C  |                 | Section 16.4.7.37 |
| 200Ch    | QUEUE_0_D  |                 | Section 16.4.7.38 |
| 2010h    | QUEUE_1_A  |                 | Section 16.4.7.39 |
| 2014h    | QUEUE_1_B  |                 | Section 16.4.7.40 |
| 2018h    | QUEUE_1_C  |                 | Section 16.4.7.41 |
| 201Ch    | QUEUE_1_D  |                 | Section 16.4.7.42 |
| 2020h    | QUEUE_2_A  |                 | Section 16.4.7.43 |
| 2024h    | QUEUE_2_B  |                 | Section 16.4.7.44 |
| 2028h    | QUEUE_2_C  |                 | Section 16.4.7.45 |
| 202Ch    | QUEUE_2_D  |                 | Section 16.4.7.46 |
| 2030h    | QUEUE_3_A  |                 | Section 16.4.7.47 |
| 2034h    | QUEUE_3_B  |                 | Section 16.4.7.48 |
| 2038h    | QUEUE_3_C  |                 | Section 16.4.7.49 |
| 203Ch    | QUEUE_3_D  |                 | Section 16.4.7.50 |
| 2040h    | QUEUE_4_A  |                 | Section 16.4.7.51 |
| 2044h    | QUEUE_4_B  |                 | Section 16.4.7.52 |
| 2048h    | QUEUE_4_C  |                 | Section 16.4.7.53 |
| 204Ch    | QUEUE_4_D  |                 | Section 16.4.7.54 |
| 2050h    | QUEUE_5_A  |                 | Section 16.4.7.55 |
| 2054h    | QUEUE_5_B  |                 | Section 16.4.7.56 |
| 2058h    | QUEUE_5_C  |                 | Section 16.4.7.57 |
| 205Ch    | QUEUE_5_D  |                 | Section 16.4.7.58 |
| 2060h    | QUEUE_6_A  |                 | Section 16.4.7.59 |
| 2064h    | QUEUE_6_B  |                 | Section 16.4.7.60 |
| 2068h    | QUEUE_6_C  |                 | Section 16.4.7.61 |
| 206Ch    | QUEUE_6_D  |                 | Section 16.4.7.62 |
| 2070h    | QUEUE_7_A  |                 | Section 16.4.7.63 |
| 2074h    | QUEUE_7_B  |                 | Section 16.4.7.64 |
| 2078h    | QUEUE_7_C  |                 | Section 16.4.7.65 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym    | Register Name   | Section            |
|----------|------------|-----------------|--------------------|
| 207Ch    | QUEUE_7_D  |                 | Section 16.4.7.66  |
| 2080h    | QUEUE_8_A  |                 | Section 16.4.7.67  |
| 2084h    | QUEUE_8_B  |                 | Section 16.4.7.68  |
| 2088h    | QUEUE_8_C  |                 | Section 16.4.7.69  |
| 208Ch    | QUEUE_8_D  |                 | Section 16.4.7.70  |
| 2090h    | QUEUE_9_A  |                 | Section 16.4.7.71  |
| 2094h    | QUEUE_9_B  |                 | Section 16.4.7.72  |
| 2098h    | QUEUE_9_C  |                 | Section 16.4.7.73  |
| 209Ch    | QUEUE_9_D  |                 | Section 16.4.7.74  |
| 20A0h    | QUEUE_10_A |                 | Section 16.4.7.75  |
| 20A4h    | QUEUE_10_B |                 | Section 16.4.7.76  |
| 20A8h    | QUEUE_10_C |                 | Section 16.4.7.77  |
| 20ACh    | QUEUE_10_D |                 | Section 16.4.7.78  |
| 20B0h    | QUEUE_11_A |                 | Section 16.4.7.79  |
| 20B4h    | QUEUE_11_B |                 | Section 16.4.7.80  |
| 20B8h    | QUEUE_11_C |                 | Section 16.4.7.81  |
| 20BCh    | QUEUE_11_D |                 | Section 16.4.7.82  |
| 20C0h    | QUEUE_12_A |                 | Section 16.4.7.83  |
| 20C4h    | QUEUE_12_B |                 | Section 16.4.7.84  |
| 20C8h    | QUEUE_12_C |                 | Section 16.4.7.85  |
| 20CCh    | QUEUE_12_D |                 | Section 16.4.7.86  |
| 20D0h    | QUEUE_13_A |                 | Section 16.4.7.87  |
| 20D4h    | QUEUE_13_B |                 | Section 16.4.7.88  |
| 20D8h    | QUEUE_13_C |                 | Section 16.4.7.89  |
| 20DCh    | QUEUE_13_D |                 | Section 16.4.7.90  |
| 20E0h    | QUEUE_14_A |                 | Section 16.4.7.91  |
| 20E4h    | QUEUE_14_B |                 | Section 16.4.7.92  |
| 20E8h    | QUEUE_14_C |                 | Section 16.4.7.93  |
| 20ECh    | QUEUE_14_D |                 | Section 16.4.7.94  |
| 20F0h    | QUEUE_15_A |                 | Section 16.4.7.95  |
| 20F4h    | QUEUE_15_B |                 | Section 16.4.7.96  |
| 20F8h    | QUEUE_15_C |                 | Section 16.4.7.97  |
| 20FCh    | QUEUE_15_D |                 | Section 16.4.7.98  |
| 2100h    | QUEUE_16_A |                 | Section 16.4.7.99  |
| 2104h    | QUEUE_16_B |                 | Section 16.4.7.100 |
| 2108h    | QUEUE_16_C |                 | Section 16.4.7.101 |
| 210Ch    | QUEUE_16_D |                 | Section 16.4.7.102 |
| 2110h    | QUEUE_17_A |                 | Section 16.4.7.103 |
| 2114h    | QUEUE_17_B |                 | Section 16.4.7.104 |
| 2118h    | QUEUE_17_C |                 | Section 16.4.7.105 |
| 211Ch    | QUEUE_17_D |                 | Section 16.4.7.106 |
| 2120h    | QUEUE_18_A |                 | Section 16.4.7.107 |
| 2124h    | QUEUE_18_B |                 | Section 16.4.7.108 |
| 2128h    | QUEUE_18_C |                 | Section 16.4.7.109 |
| 212Ch    | QUEUE_18_D |                 | Section 16.4.7.110 |
| 2130h    | QUEUE_19_A |                 | Section 16.4.7.111 |
| 2134h    | QUEUE_19_B |                 | Section 16.4.7.112 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym    | Section            |
|----------|------------|--------------------|
| 2138h    | QUEUE_19_C | Section 16.4.7.113 |
| 213Ch    | QUEUE_19_D | Section 16.4.7.114 |
| 2140h    | QUEUE_20_A | Section 16.4.7.115 |
| 2144h    | QUEUE_20_B | Section 16.4.7.116 |
| 2148h    | QUEUE_20_C | Section 16.4.7.117 |
| 214Ch    | QUEUE_20_D | Section 16.4.7.118 |
| 2150h    | QUEUE_21_A | Section 16.4.7.119 |
| 2154h    | QUEUE_21_B | Section 16.4.7.120 |
| 2158h    | QUEUE_21_C | Section 16.4.7.121 |
| 215Ch    | QUEUE_21_D | Section 16.4.7.122 |
| 2160h    | QUEUE_22_A | Section 16.4.7.123 |
| 2164h    | QUEUE_22_B | Section 16.4.7.124 |
| 2168h    | QUEUE_22_C | Section 16.4.7.125 |
| 216Ch    | QUEUE_22_D | Section 16.4.7.126 |
| 2170h    | QUEUE_23_A | Section 16.4.7.127 |
| 2174h    | QUEUE_23_B | Section 16.4.7.128 |
| 2178h    | QUEUE_23_C | Section 16.4.7.129 |
| 217Ch    | QUEUE_23_D | Section 16.4.7.130 |
| 2180h    | QUEUE_24_A | Section 16.4.7.131 |
| 2184h    | QUEUE_24_B | Section 16.4.7.132 |
| 2188h    | QUEUE_24_C | Section 16.4.7.133 |
| 218Ch    | QUEUE_24_D | Section 16.4.7.134 |
| 2190h    | QUEUE_25_A | Section 16.4.7.135 |
| 2194h    | QUEUE_25_B | Section 16.4.7.136 |
| 2198h    | QUEUE_25_C | Section 16.4.7.137 |
| 219Ch    | QUEUE_25_D | Section 16.4.7.138 |
| 21A0h    | QUEUE_26_A | Section 16.4.7.139 |
| 21A4h    | QUEUE_26_B | Section 16.4.7.140 |
| 21A8h    | QUEUE_26_C | Section 16.4.7.141 |
| 21ACh    | QUEUE_26_D | Section 16.4.7.142 |
| 21B0h    | QUEUE_27_A | Section 16.4.7.143 |
| 21B4h    | QUEUE_27_B | Section 16.4.7.144 |
| 21B8h    | QUEUE_27_C | Section 16.4.7.145 |
| 21BCh    | QUEUE_27_D | Section 16.4.7.146 |
| 21C0h    | QUEUE_28_A | Section 16.4.7.147 |
| 21C4h    | QUEUE_28_B | Section 16.4.7.148 |
| 21C8h    | QUEUE_28_C | Section 16.4.7.149 |
| 21CCh    | QUEUE_28_D | Section 16.4.7.150 |
| 21D0h    | QUEUE_29_A | Section 16.4.7.151 |
| 21D4h    | QUEUE_29_B | Section 16.4.7.152 |
| 21D8h    | QUEUE_29_C | Section 16.4.7.153 |
| 21DCh    | QUEUE_29_D | Section 16.4.7.154 |
| 21E0h    | QUEUE_30_A | Section 16.4.7.155 |
| 21E4h    | QUEUE_30_B | Section 16.4.7.156 |
| 21E8h    | QUEUE_30_C | Section 16.4.7.157 |
| 21ECh    | QUEUE_30_D | Section 16.4.7.158 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset      | Acronym    | Register Name   | Section                               |
|-------------|------------|-----------------|---------------------------------------|
| 21F4h       | QUEUE_31_B |                 | Section 16.4.7.160                    |
| 21F8h       | QUEUE_31_C |                 | Section 16.4.7.161                    |
| 21FCh       | QUEUE_31_D |                 | Section 16.4.7.162                    |
| 2200h       | QUEUE_32_A |                 | Section 16.4.7.163                    |
| 2204h       | QUEUE_32_B |                 | Section 16.4.7.164                    |
| 2208h       | QUEUE_32_C |                 | Section 16.4.7.165                    |
| 220Ch       | QUEUE_32_D |                 | Section 16.4.7.166                    |
| 2210h       | QUEUE_33_A |                 | Section 16.4.7.167                    |
| 2214h       | QUEUE_33_B |                 | Section 16.4.7.168                    |
| 2218h       | QUEUE_33_C |                 | Section 16.4.7.169                    |
| 221Ch       | QUEUE_33_D |                 | Section 16.4.7.170                    |
| 2220h       | QUEUE_34_A |                 | Section 16.4.7.171                    |
| 2224h       | QUEUE_34_B |                 | Section 16.4.7.172                    |
| 2228h       | QUEUE_34_C |                 | Section 16.4.7.173                    |
| 222Ch       | QUEUE_34_D |                 | Section 16.4.7.174                    |
| 2230h       | QUEUE_35_A |                 | Section 16.4.7.175                    |
| 2234h       | QUEUE_35_B |                 | Section 16.4.7.176                    |
| 2238h       | QUEUE_35_C |                 | Section 16.4.7.177                    |
| 223Ch       | QUEUE_35_D |                 | Section 16.4.7.178                    |
| 2240h       | QUEUE_36_A |                 | Section 16.4.7.179                    |
| 2244h       | QUEUE_36_B |                 | Section 16.4.7.180                    |
| 2248h       | QUEUE_36_C |                 | Section 16.4.7.181                    |
| 224Ch       | QUEUE_36_D |                 | Section 16.4.7.182                    |
| 2250h       | QUEUE_37_A |                 | Section 16.4.7.183                    |
| 2254h       | QUEUE_37_B |                 | Section 16.4.7.184                    |
| 2258h       | QUEUE_37_C |                 | Section 16.4.7.185                    |
| 225Ch       | QUEUE_37_D |                 | Section 16.4.7.186                    |
| 2260h       | QUEUE_38_A |                 | Section 16.4.7.187                    |
| 2264h       | QUEUE_38_B |                 | Section 16.4.7.188                    |
| 2268h       | QUEUE_38_C |                 | Section 16.4.7.189                    |
| 226Ch       | QUEUE_38_D |                 | Section 16.4.7.190                    |
| 2270h       | QUEUE_39_A |                 | Section 16.4.7.191                    |
| 2274h       | QUEUE_39_B |                 | Section 16.4.7.192                    |
| 2278h       | QUEUE_39_C |                 | Section 16.4.7.193                    |
| 227Ch       | QUEUE_39_D |                 | Section 16.4.7.194                    |
| 2280h       | QUEUE_40_A |                 | Section 16.4.7.195                    |
| 2284h       | QUEUE_40_B |                 | Section 16.4.7.196                    |
| 2288h       | QUEUE_40_C |                 | Section 16.4.7.197                    |
| 228Ch       | QUEUE_40_D |                 | Section 16.4.7.198                    |
| 2290h       | QUEUE_41_A |                 | Section 16.4.7.199                    |
| 2294h       | QUEUE_41_B |                 | Section 16.4.7.200                    |
| 2298h       | QUEUE_41_C |                 | Section 16.4.7.201                    |
| 229Ch       | QUEUE_42_A |                 | Section 16.4.7.202                    |
|             | QUEUE_41_D |                 |                                       |
| 22A0h 22A4h | QUEUE_42_B |                 | Section 16.4.7.203 Section 16.4.7.204 |
| 22A8h       | QUEUE_42_C |                 | Section 16.4.7.205                    |
| 22ACh       | QUEUE_42_D |                 | Section 16.4.7.206                    |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym    | Section            |
|----------|------------|--------------------|
| 22B0h    | QUEUE_43_A | Section 16.4.7.207 |
| 22B4h    | QUEUE_43_B | Section 16.4.7.208 |
| 22B8h    | QUEUE_43_C | Section 16.4.7.209 |
| 22BCh    | QUEUE_43_D | Section 16.4.7.210 |
| 22C0h    | QUEUE_44_A | Section 16.4.7.211 |
| 22C4h    | QUEUE_44_B | Section 16.4.7.212 |
| 22C8h    | QUEUE_44_C | Section 16.4.7.213 |
| 22CCh    | QUEUE_44_D | Section 16.4.7.214 |
| 22D0h    | QUEUE_45_A | Section 16.4.7.215 |
| 22D4h    | QUEUE_45_B | Section 16.4.7.216 |
| 22D8h    | QUEUE_45_C | Section 16.4.7.217 |
| 22DCh    | QUEUE_45_D | Section 16.4.7.218 |
| 22E0h    | QUEUE_46_A | Section 16.4.7.219 |
| 22E4h    | QUEUE_46_B | Section 16.4.7.220 |
| 22E8h    | QUEUE_46_C | Section 16.4.7.221 |
| 22ECh    | QUEUE_46_D | Section 16.4.7.222 |
| 22F0h    | QUEUE_47_A | Section 16.4.7.223 |
| 22F4h    | QUEUE_47_B | Section 16.4.7.224 |
| 22F8h    | QUEUE_47_C | Section 16.4.7.225 |
| 22FCh    | QUEUE_47_D | Section 16.4.7.226 |
| 2300h    | QUEUE_48_A | Section 16.4.7.227 |
| 2304h    | QUEUE_48_B | Section 16.4.7.228 |
| 2308h    | QUEUE_48_C | Section 16.4.7.229 |
| 230Ch    | QUEUE_48_D | Section 16.4.7.230 |
| 2310h    | QUEUE_49_A | Section 16.4.7.231 |
| 2314h    | QUEUE_49_B | Section 16.4.7.232 |
| 2318h    | QUEUE_49_C | Section 16.4.7.233 |
| 231Ch    | QUEUE_49_D | Section 16.4.7.234 |
| 2320h    | QUEUE_50_A | Section 16.4.7.235 |
| 2324h    | QUEUE_50_B | Section 16.4.7.236 |
| 2328h    | QUEUE_50_C | Section 16.4.7.237 |
| 232Ch    | QUEUE_50_D | Section 16.4.7.238 |
| 2330h    | QUEUE_51_A | Section 16.4.7.239 |
| 2334h    | QUEUE_51_B | Section 16.4.7.240 |
| 2338h    | QUEUE_51_C | Section 16.4.7.241 |
| 233Ch    | QUEUE_51_D | Section 16.4.7.242 |
| 2340h    | QUEUE_52_A | Section 16.4.7.243 |
| 2344h    | QUEUE_52_B | Section 16.4.7.244 |
| 2348h    | QUEUE_52_C | Section 16.4.7.245 |
| 234Ch    | QUEUE_52_D | Section 16.4.7.246 |
| 2350h    | QUEUE_53_A | Section 16.4.7.247 |
| 2354h    | QUEUE_53_B | Section 16.4.7.248 |
| 2358h    | QUEUE_53_C | Section 16.4.7.249 |
| 235Ch    | QUEUE_53_D | Section 16.4.7.250 |
| 2360h    | QUEUE_54_A | Section 16.4.7.251 |
| 2364h    | QUEUE_54_B | Section 16.4.7.252 |
| 2368h    | QUEUE_54_C | Section 16.4.7.253 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym    | Name Section       |
|----------|------------|--------------------|
| 236Ch    | QUEUE_54_D | Section 16.4.7.254 |
| 2370h    | QUEUE_55_A | Section 16.4.7.255 |
| 2374h    | QUEUE_55_B | Section 16.4.7.256 |
| 2378h    | QUEUE_55_C | Section 16.4.7.257 |
| 237Ch    | QUEUE_55_D | Section 16.4.7.258 |
| 2380h    | QUEUE_56_A | Section 16.4.7.259 |
| 2384h    | QUEUE_56_B | Section 16.4.7.260 |
| 2388h    | QUEUE_56_C | Section 16.4.7.261 |
| 238Ch    | QUEUE_56_D | Section 16.4.7.262 |
| 2390h    | QUEUE_57_A | Section 16.4.7.263 |
| 2394h    | QUEUE_57_B | Section 16.4.7.264 |
| 2398h    | QUEUE_57_C | Section 16.4.7.265 |
| 239Ch    | QUEUE_57_D | Section 16.4.7.266 |
| 23A0h    | QUEUE_58_A | Section 16.4.7.267 |
| 23A4h    | QUEUE_58_B | Section 16.4.7.268 |
| 23A8h    | QUEUE_58_C | Section 16.4.7.269 |
| 23ACh    | QUEUE_58_D | Section 16.4.7.270 |
| 23B0h    | QUEUE_59_A | Section 16.4.7.271 |
| 23B4h    | QUEUE_59_B | Section 16.4.7.272 |
| 23B8h    | QUEUE_59_C | Section 16.4.7.273 |
| 23BCh    | QUEUE_59_D | Section 16.4.7.274 |
| 23C0h    | QUEUE_60_A | Section 16.4.7.275 |
| 23C4h    | QUEUE_60_B | Section 16.4.7.276 |
| 23C8h    | QUEUE_60_C | Section 16.4.7.277 |
| 23CCh    | QUEUE_60_D | Section 16.4.7.278 |
| 23D0h    | QUEUE_61_A | Section 16.4.7.279 |
| 23D4h    | QUEUE_61_B | Section 16.4.7.280 |
| 23D8h    | QUEUE_61_C | Section 16.4.7.281 |
| 23DCh    | QUEUE_61_D | Section 16.4.7.282 |
| 23E0h    | QUEUE_62_A | Section 16.4.7.283 |
| 23E4h    | QUEUE_62_B | Section 16.4.7.284 |
| 23E8h    | QUEUE_62_C | Section 16.4.7.285 |
| 23ECh    | QUEUE_62_D | Section 16.4.7.286 |
| 23F0h    | QUEUE_63_A | Section 16.4.7.287 |
| 23F4h    | QUEUE_63_B | Section 16.4.7.288 |
| 23F8h    | QUEUE_63_C | Section 16.4.7.289 |
| 23FCh    | QUEUE_63_D | Section 16.4.7.290 |
| 2400h    | QUEUE_64_A | Section 16.4.7.291 |
| 2404h    | QUEUE_64_B | Section 16.4.7.292 |
| 2408h    | QUEUE_64_C | Section 16.4.7.293 |
| 240Ch    | QUEUE_64_D | Section 16.4.7.294 |
| 2410h    | QUEUE_65_A | Section 16.4.7.295 |
| 2414h    | QUEUE_65_B | Section 16.4.7.296 |
| 2418h    | QUEUE_65_C | Section 16.4.7.297 |
| 241Ch    | QUEUE_65_D | Section 16.4.7.298 |
| 2420h    | QUEUE_66_A | Section 16.4.7.299 |
| 2424h    | QUEUE_66_B | Section 16.4.7.300 |

2963 Universal Serial Bus (USB)

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset      | Acronym               | Section                               |
|-------------|-----------------------|---------------------------------------|
| 2428h       | QUEUE_66_C            | Section 16.4.7.301                    |
| 242Ch       | QUEUE_66_D            | Section 16.4.7.302                    |
| 2430h       | QUEUE_67_A            | Section 16.4.7.303                    |
| 2434h       | QUEUE_67_B            | Section 16.4.7.304                    |
| 2438h       | QUEUE_67_C            | Section 16.4.7.305                    |
| 243Ch       | QUEUE_67_D            | Section 16.4.7.306                    |
| 2440h       | QUEUE_68_A            | Section 16.4.7.307                    |
| 2444h       | QUEUE_68_B            | Section 16.4.7.308                    |
| 2448h       | QUEUE_68_C            | Section 16.4.7.309                    |
| 244Ch       | QUEUE_68_D            | Section 16.4.7.310                    |
| 2450h       | QUEUE_69_A            | Section 16.4.7.311                    |
| 2454h       | QUEUE_69_B            | Section 16.4.7.312                    |
| 2458h       | QUEUE_69_C            | Section 16.4.7.313                    |
| 245Ch       | QUEUE_69_D            | Section 16.4.7.314                    |
| 2460h       | QUEUE_70_A            | Section 16.4.7.315                    |
| 2464h       | QUEUE_70_B            | Section 16.4.7.316                    |
| 2468h       | QUEUE_70_C            | Section 16.4.7.317                    |
| 246Ch       | QUEUE_70_D            | Section 16.4.7.318                    |
| 2470h       | QUEUE_71_A            | Section 16.4.7.319                    |
| 2474h       | QUEUE_71_B            | Section 16.4.7.320                    |
| 2478h       | QUEUE_71_C            | Section 16.4.7.321                    |
| 247Ch       | QUEUE_71_D            | Section 16.4.7.322                    |
| 2480h       | QUEUE_72_A            | Section 16.4.7.323                    |
| 2484h       | QUEUE_72_B            | Section 16.4.7.324                    |
| 2488h       | QUEUE_72_C            | Section 16.4.7.325                    |
| 248Ch       | QUEUE_72_D            | Section 16.4.7.326                    |
| 2490h       | QUEUE_73_A            | Section 16.4.7.327                    |
| 2494h       | QUEUE_73_B            | Section 16.4.7.328                    |
| 2498h       | QUEUE_73_C            | Section 16.4.7.329                    |
| 249Ch       | QUEUE_73_D            | Section 16.4.7.330                    |
| 24A0h       | QUEUE_74_A            | Section 16.4.7.331                    |
| 24A4h       | QUEUE_74_B            | Section 16.4.7.332                    |
| 24A8h       | QUEUE_74_C            | Section 16.4.7.333                    |
| 24ACh       | QUEUE_74_D            | Section 16.4.7.334                    |
| 24B0h       | QUEUE_75_A            | Section 16.4.7.335                    |
| 24B4h       | QUEUE_75_B            | Section 16.4.7.336                    |
| 24B8h       | QUEUE_75_C            | Section 16.4.7.337                    |
| 24BCh       | QUEUE_75_D            | Section 16.4.7.338                    |
| 24C0h       | QUEUE_76_A            | Section 16.4.7.339                    |
| 24C4h       | QUEUE_76_B            | Section 16.4.7.340                    |
| 24C8h       | QUEUE_76_C            | Section 16.4.7.341                    |
| 24CCh       | QUEUE_76_D            | Section 16.4.7.342                    |
| 24D0h       | QUEUE_77_A            | Section 16.4.7.343                    |
| 24D4h       | QUEUE_77_B            | Section 16.4.7.344                    |
| 24D8h       | QUEUE_77_C            | Section 16.4.7.345                    |
| 24DCh 24E0h | QUEUE_77_D QUEUE_78_A | Section 16.4.7.346 Section 16.4.7.347 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset      | Acronym    | Register Name   | Section                               |
|-------------|------------|-----------------|---------------------------------------|
| 24E4h       | QUEUE_78_B |                 | Section 16.4.7.348                    |
| 24E8h       | QUEUE_78_C |                 | Section 16.4.7.349                    |
| 24ECh       | QUEUE_78_D |                 | Section 16.4.7.350                    |
| 24F0h       | QUEUE_79_A |                 | Section 16.4.7.351                    |
| 24F4h       | QUEUE_79_B |                 | Section 16.4.7.352                    |
| 24F8h       | QUEUE_79_C |                 | Section 16.4.7.353                    |
| 24FCh       | QUEUE_79_D |                 | Section 16.4.7.354                    |
| 2500h       | QUEUE_80_A |                 | Section 16.4.7.355                    |
| 2504h       | QUEUE_80_B |                 | Section 16.4.7.356                    |
| 2508h       | QUEUE_80_C |                 | Section 16.4.7.357                    |
| 250Ch       | QUEUE_80_D |                 | Section 16.4.7.358                    |
| 2510h       | QUEUE_81_A |                 | Section 16.4.7.359                    |
| 2514h       | QUEUE_81_B |                 | Section 16.4.7.360                    |
| 2518h       | QUEUE_81_C |                 | Section 16.4.7.361                    |
| 251Ch       | QUEUE_81_D |                 | Section 16.4.7.362                    |
| 2520h       | QUEUE_82_A |                 | Section 16.4.7.363                    |
| 2524h       | QUEUE_82_B |                 | Section 16.4.7.364                    |
| 2528h       | QUEUE_82_C |                 | Section 16.4.7.365                    |
| 252Ch       | QUEUE_82_D |                 | Section 16.4.7.366                    |
| 2530h       | QUEUE_83_A |                 | Section 16.4.7.367                    |
| 2534h       | QUEUE_83_B |                 | Section 16.4.7.368                    |
| 2538h       | QUEUE_83_C |                 | Section 16.4.7.369                    |
| 253Ch       | QUEUE_83_D |                 | Section 16.4.7.370                    |
| 2540h       | QUEUE_84_A |                 | Section 16.4.7.371                    |
| 2544h       | QUEUE_84_B |                 | Section 16.4.7.372                    |
| 2548h       | QUEUE_84_C |                 | Section 16.4.7.373                    |
| 254Ch       | QUEUE_84_D |                 | Section 16.4.7.374                    |
| 2550h       | QUEUE_85_A |                 | Section 16.4.7.375                    |
| 2554h       | QUEUE_85_B |                 | Section 16.4.7.376                    |
| 2558h       | QUEUE_85_C |                 | Section 16.4.7.377                    |
| 255Ch       | QUEUE_85_D |                 | Section 16.4.7.378                    |
| 2560h       | QUEUE_86_A |                 | Section 16.4.7.379                    |
| 2564h       | QUEUE_86_B |                 | Section 16.4.7.380                    |
| 2568h       | QUEUE_86_C |                 | Section 16.4.7.381                    |
| 256Ch       | QUEUE_86_D |                 | Section 16.4.7.382                    |
| 2570h       | QUEUE_87_A |                 | Section 16.4.7.383                    |
| 2574h       | QUEUE_87_B |                 | Section 16.4.7.384                    |
| 2578h       | QUEUE_87_C |                 | Section 16.4.7.385                    |
| 257Ch       | QUEUE_87_D |                 | Section 16.4.7.386                    |
| 2580h       | QUEUE_88_A |                 | Section 16.4.7.387                    |
| 2584h       | QUEUE_88_B |                 | Section 16.4.7.388                    |
| 2588h       | QUEUE_88_C |                 | Section 16.4.7.389                    |
| 258Ch       | QUEUE_89_A |                 | Section 16.4.7.390                    |
|             | QUEUE_88_D |                 |                                       |
| 2590h 2594h | QUEUE_89_B |                 | Section 16.4.7.391 Section 16.4.7.392 |
| 2598h       | QUEUE_89_C |                 | Section 16.4.7.393                    |
| 259Ch       | QUEUE_89_D |                 | Section 16.4.7.394                    |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym     | Section            |
|----------|-------------|--------------------|
| 25A0h    | QUEUE_90_A  | Section 16.4.7.395 |
| 25A4h    | QUEUE_90_B  | Section 16.4.7.396 |
| 25A8h    | QUEUE_90_C  | Section 16.4.7.397 |
| 25ACh    | QUEUE_90_D  | Section 16.4.7.398 |
| 25B0h    | QUEUE_91_A  | Section 16.4.7.399 |
| 25B4h    | QUEUE_91_B  | Section 16.4.7.400 |
| 25B8h    | QUEUE_91_C  | Section 16.4.7.401 |
| 25BCh    | QUEUE_91_D  | Section 16.4.7.402 |
| 25C0h    | QUEUE_92_A  | Section 16.4.7.403 |
| 25C4h    | QUEUE_92_B  | Section 16.4.7.404 |
| 25C8h    | QUEUE_92_C  | Section 16.4.7.405 |
| 25CCh    | QUEUE_92_D  | Section 16.4.7.406 |
| 25D0h    | QUEUE_93_A  | Section 16.4.7.407 |
| 25D4h    | QUEUE_93_B  | Section 16.4.7.408 |
| 25D8h    | QUEUE_93_C  | Section 16.4.7.409 |
| 25DCh    | QUEUE_93_D  | Section 16.4.7.410 |
| 25E0h    | QUEUE_94_A  | Section 16.4.7.411 |
| 25E4h    | QUEUE_94_B  | Section 16.4.7.412 |
| 25E8h    | QUEUE_94_C  | Section 16.4.7.413 |
| 25ECh    | QUEUE_94_D  | Section 16.4.7.414 |
| 25F0h    | QUEUE_95_A  | Section 16.4.7.415 |
| 25F4h    | QUEUE_95_B  | Section 16.4.7.416 |
| 25F8h    | QUEUE_95_C  | Section 16.4.7.417 |
| 25FCh    | QUEUE_95_D  | Section 16.4.7.418 |
| 2600h    | QUEUE_96_A  | Section 16.4.7.419 |
| 2604h    | QUEUE_96_B  | Section 16.4.7.420 |
| 2608h    | QUEUE_96_C  | Section 16.4.7.421 |
| 260Ch    | QUEUE_96_D  | Section 16.4.7.422 |
| 2610h    | QUEUE_97_A  | Section 16.4.7.423 |
| 2614h    | QUEUE_97_B  | Section 16.4.7.424 |
| 2618h    | QUEUE_97_C  | Section 16.4.7.425 |
| 261Ch    | QUEUE_97_D  | Section 16.4.7.426 |
| 2620h    | QUEUE_98_A  | Section 16.4.7.427 |
| 2624h    | QUEUE_98_B  | Section 16.4.7.428 |
| 2628h    | QUEUE_98_C  | Section 16.4.7.429 |
| 262Ch    | QUEUE_98_D  | Section 16.4.7.430 |
| 2630h    | QUEUE_99_A  | Section 16.4.7.431 |
| 2634h    | QUEUE_99_B  | Section 16.4.7.432 |
| 2638h    | QUEUE_99_C  | Section 16.4.7.433 |
| 263Ch    | QUEUE_99_D  | Section 16.4.7.434 |
| 2640h    | QUEUE_100_A | Section 16.4.7.435 |
| 2644h    | QUEUE_100_B | Section 16.4.7.436 |
| 2648h    | QUEUE_100_C | Section 16.4.7.437 |
| 264Ch    | QUEUE_100_D | Section 16.4.7.438 |
| 2650h    | QUEUE_101_A | Section 16.4.7.439 |
| 2654h    | QUEUE_101_B | Section 16.4.7.440 |
| 2658h    | QUEUE_101_C | Section 16.4.7.441 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym                 | Register Name   | Section            |
|----------|-------------------------|-----------------|--------------------|
| 265Ch    | QUEUE_101_D             |                 | Section 16.4.7.442 |
| 2660h    | QUEUE_102_A             |                 | Section 16.4.7.443 |
| 2664h    | QUEUE_102_B             |                 | Section 16.4.7.444 |
| 2668h    | QUEUE_102_C             |                 | Section 16.4.7.445 |
| 266Ch    | QUEUE_102_D             |                 | Section 16.4.7.446 |
| 2670h    | QUEUE_103_A             |                 | Section 16.4.7.447 |
| 2674h    | QUEUE_103_B             |                 | Section 16.4.7.448 |
| 2678h    | QUEUE_103_C             |                 | Section 16.4.7.449 |
| 267Ch    | QUEUE_103_D             |                 | Section 16.4.7.450 |
| 2680h    | QUEUE_104_A             |                 | Section 16.4.7.451 |
| 2684h    | QUEUE_104_B             |                 | Section 16.4.7.452 |
| 2688h    | QUEUE_104_C             |                 | Section 16.4.7.453 |
| 268Ch    | QUEUE_104_D             |                 | Section 16.4.7.454 |
| 2690h    | QUEUE_105_A             |                 | Section 16.4.7.455 |
| 2694h    | QUEUE_105_B             |                 | Section 16.4.7.456 |
| 2698h    | QUEUE_105_C             |                 | Section 16.4.7.457 |
| 269Ch    | QUEUE_105_D             |                 | Section 16.4.7.458 |
| 26A0h    | QUEUE_106_A             |                 | Section 16.4.7.459 |
| 26A4h    | QUEUE_106_B             |                 | Section 16.4.7.460 |
| 26A8h    | QUEUE_106_C             |                 | Section 16.4.7.461 |
| 26ACh    | QUEUE_106_D             |                 | Section 16.4.7.462 |
| 26B0h    | QUEUE_107_A             |                 | Section 16.4.7.463 |
| 26B4h    | QUEUE_107_B             |                 | Section 16.4.7.464 |
| 26B8h    | QUEUE_107_C             |                 | Section 16.4.7.465 |
| 26BCh    | QUEUE_107_D             |                 | Section 16.4.7.466 |
| 26C0h    | QUEUE_108_A             |                 | Section 16.4.7.467 |
| 26C4h    | QUEUE_108_B             |                 | Section 16.4.7.468 |
| 26C8h    | QUEUE_108_C             |                 | Section 16.4.7.469 |
| 26CCh    | QUEUE_108_D             |                 | Section 16.4.7.470 |
| 26D0h    | QUEUE_109_A             |                 | Section 16.4.7.471 |
| 26D4h    | QUEUE_109_B             |                 | Section 16.4.7.472 |
| 26D8h    | QUEUE_109_C             |                 | Section 16.4.7.473 |
| 26DCh    | QUEUE_109_D             |                 | Section 16.4.7.474 |
| 26E0h    | QUEUE_110_A             |                 | Section 16.4.7.475 |
| 26E4h    | QUEUE_110_B             |                 | Section 16.4.7.476 |
| 26E8h    | QUEUE_110_C             |                 | Section 16.4.7.477 |
| 26ECh    | QUEUE_110_D             |                 | Section 16.4.7.478 |
| 26F0h    | QUEUE_111_A             |                 | Section 16.4.7.479 |
| 26F4h    | QUEUE_111_B             |                 | Section 16.4.7.480 |
| 26F8h    | QUEUE_111_C             |                 | Section 16.4.7.481 |
| 26FCh    | QUEUE_111_D             |                 | Section 16.4.7.482 |
| 2700h    | QUEUE_112_A             |                 | Section 16.4.7.483 |
| 2704h    | QUEUE_112_B QUEUE_112_C |                 | Section 16.4.7.484 |
| 2708h    | QUEUE_112_D             |                 | Section 16.4.7.485 |
| 270Ch    |                         |                 | Section 16.4.7.486 |
| 2710h    | QUEUE_113_A             |                 | Section 16.4.7.487 |
| 2714h    |                         |                 | Section 16.4.7.488 |
|          | QUEUE_113_B             |                 |                    |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym     | Register Name   | Section            |
|----------|-------------|-----------------|--------------------|
| 2718h    | QUEUE_113_C |                 | Section 16.4.7.489 |
| 271Ch    | QUEUE_113_D |                 | Section 16.4.7.490 |
| 2720h    | QUEUE_114_A |                 | Section 16.4.7.491 |
| 2724h    | QUEUE_114_B |                 | Section 16.4.7.492 |
| 2728h    | QUEUE_114_C |                 | Section 16.4.7.493 |
| 272Ch    | QUEUE_114_D |                 | Section 16.4.7.494 |
| 2730h    | QUEUE_115_A |                 | Section 16.4.7.495 |
| 2734h    | QUEUE_115_B |                 | Section 16.4.7.496 |
| 2738h    | QUEUE_115_C |                 | Section 16.4.7.497 |
| 273Ch    | QUEUE_115_D |                 | Section 16.4.7.498 |
| 2740h    | QUEUE_116_A |                 | Section 16.4.7.499 |
| 2744h    | QUEUE_116_B |                 | Section 16.4.7.500 |
| 2748h    | QUEUE_116_C |                 | Section 16.4.7.501 |
| 274Ch    | QUEUE_116_D |                 | Section 16.4.7.502 |
| 2750h    | QUEUE_117_A |                 | Section 16.4.7.503 |
| 2754h    | QUEUE_117_B |                 | Section 16.4.7.504 |
| 2758h    | QUEUE_117_C |                 | Section 16.4.7.505 |
| 275Ch    | QUEUE_117_D |                 | Section 16.4.7.506 |
| 2760h    | QUEUE_118_A |                 | Section 16.4.7.507 |
| 2764h    | QUEUE_118_B |                 | Section 16.4.7.508 |
| 2768h    | QUEUE_118_C |                 | Section 16.4.7.509 |
| 276Ch    | QUEUE_118_D |                 | Section 16.4.7.510 |
| 2770h    | QUEUE_119_A |                 | Section 16.4.7.511 |
| 2774h    | QUEUE_119_B |                 | Section 16.4.7.512 |
| 2778h    | QUEUE_119_C |                 | Section 16.4.7.513 |
| 277Ch    | QUEUE_119_D |                 | Section 16.4.7.514 |
| 2780h    | QUEUE_120_A |                 | Section 16.4.7.515 |
| 2784h    | QUEUE_120_B |                 | Section 16.4.7.516 |
| 2788h    | QUEUE_120_C |                 | Section 16.4.7.517 |
| 278Ch    | QUEUE_120_D |                 | Section 16.4.7.518 |
| 2790h    | QUEUE_121_A |                 | Section 16.4.7.519 |
| 2794h    | QUEUE_121_B |                 | Section 16.4.7.520 |
| 2798h    | QUEUE_121_C |                 | Section 16.4.7.521 |
| 279Ch    | QUEUE_121_D |                 | Section 16.4.7.522 |
| 27A0h    | QUEUE_122_A |                 | Section 16.4.7.523 |
| 27A4h    | QUEUE_122_B |                 | Section 16.4.7.524 |
| 27A8h    | QUEUE_122_C |                 | Section 16.4.7.525 |
| 27ACh    | QUEUE_122_D |                 | Section 16.4.7.526 |
| 27B0h    | QUEUE_123_A |                 | Section 16.4.7.527 |
| 27B4h    | QUEUE_123_B |                 | Section 16.4.7.528 |
| 27B8h    | QUEUE_123_C |                 | Section 16.4.7.529 |
| 27BCh    | QUEUE_123_D |                 | Section 16.4.7.530 |
| 27C0h    | QUEUE_124_A |                 | Section 16.4.7.531 |
| 27C4h    | QUEUE_124_B |                 | Section 16.4.7.532 |
| 27C8h    | QUEUE_124_C |                 | Section 16.4.7.533 |
| 27CCh    | QUEUE_124_D |                 | Section 16.4.7.534 |
| 27D0h    | QUEUE_125_A |                 | Section 16.4.7.535 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym                 | Register Name   | Section            |
|----------|-------------------------|-----------------|--------------------|
| 27D4h    | QUEUE_125_B             |                 | Section 16.4.7.536 |
| 27D8h    | QUEUE_125_C             |                 | Section 16.4.7.537 |
| 27DCh    | QUEUE_125_D             |                 | Section 16.4.7.538 |
| 27E0h    | QUEUE_126_A             |                 | Section 16.4.7.539 |
| 27E4h    | QUEUE_126_B             |                 | Section 16.4.7.540 |
| 27E8h    | QUEUE_126_C             |                 | Section 16.4.7.541 |
| 27ECh    | QUEUE_126_D             |                 | Section 16.4.7.542 |
| 27F0h    | QUEUE_127_A             |                 | Section 16.4.7.543 |
| 27F4h    | QUEUE_127_B             |                 | Section 16.4.7.544 |
| 27F8h    | QUEUE_127_C             |                 | Section 16.4.7.545 |
| 27FCh    | QUEUE_127_D             |                 | Section 16.4.7.546 |
| 2800h    | QUEUE_128_A             |                 | Section 16.4.7.547 |
| 2804h    | QUEUE_128_B             |                 | Section 16.4.7.548 |
| 2808h    | QUEUE_128_C             |                 | Section 16.4.7.549 |
| 280Ch    | QUEUE_128_D             |                 | Section 16.4.7.550 |
| 2810h    | QUEUE_129_A             |                 | Section 16.4.7.551 |
| 2814h    | QUEUE_129_B             |                 | Section 16.4.7.552 |
| 2818h    | QUEUE_129_C             |                 | Section 16.4.7.553 |
| 281Ch    | QUEUE_129_D             |                 | Section 16.4.7.554 |
| 2820h    | QUEUE_130_A             |                 | Section 16.4.7.555 |
| 2824h    | QUEUE_130_B             |                 | Section 16.4.7.556 |
| 2828h    | QUEUE_130_C             |                 | Section 16.4.7.557 |
| 282Ch    | QUEUE_130_D             |                 | Section 16.4.7.558 |
| 2830h    | QUEUE_131_A             |                 | Section 16.4.7.559 |
| 2834h    | QUEUE_131_B             |                 | Section 16.4.7.560 |
| 2838h    | QUEUE_131_C             |                 | Section 16.4.7.561 |
| 283Ch    | QUEUE_131_D             |                 | Section 16.4.7.562 |
| 2840h    | QUEUE_132_A             |                 | Section 16.4.7.563 |
| 2844h    | QUEUE_132_B             |                 | Section 16.4.7.564 |
| 2848h    | QUEUE_132_C             |                 | Section 16.4.7.565 |
| 284Ch    | QUEUE_132_D             |                 | Section 16.4.7.566 |
| 2850h    | QUEUE_133_A             |                 | Section 16.4.7.567 |
| 2854h    | QUEUE_133_B             |                 | Section 16.4.7.568 |
| 2858h    | QUEUE_133_C             |                 | Section 16.4.7.569 |
| 285Ch    | QUEUE_133_D             |                 | Section 16.4.7.570 |
| 2860h    | QUEUE_134_A             |                 | Section 16.4.7.571 |
| 2864h    | QUEUE_134_B             |                 | Section 16.4.7.572 |
| 2868h    | QUEUE_134_C             |                 | Section 16.4.7.573 |
| 286Ch    | QUEUE_134_D             |                 | Section 16.4.7.574 |
| 2870h    | QUEUE_135_A             |                 | Section 16.4.7.575 |
| 2874h    | QUEUE_135_B             |                 | Section 16.4.7.576 |
| 2878h    | QUEUE_135_C             |                 | Section 16.4.7.577 |
| 287Ch    | QUEUE_135_D QUEUE_136_A |                 | Section 16.4.7.578 |
| 2880h    |                         |                 | Section 16.4.7.579 |
| 2884h    | QUEUE_136_B             |                 | Section 16.4.7.580 |
| 2888h    | QUEUE_136_C             |                 | Section 16.4.7.581 |
| 288Ch    | QUEUE_136_D             |                 | Section 16.4.7.582 |

2969 Universal Serial Bus (USB)

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym     | Section            |
|----------|-------------|--------------------|
| 2890h    | QUEUE_137_A | Section 16.4.7.583 |
| 2894h    | QUEUE_137_B | Section 16.4.7.584 |
| 2898h    | QUEUE_137_C | Section 16.4.7.585 |
| 289Ch    | QUEUE_137_D | Section 16.4.7.586 |
| 28A0h    | QUEUE_138_A | Section 16.4.7.587 |
| 28A4h    | QUEUE_138_B | Section 16.4.7.588 |
| 28A8h    | QUEUE_138_C | Section 16.4.7.589 |
| 28ACh    | QUEUE_138_D | Section 16.4.7.590 |
| 28B0h    | QUEUE_139_A | Section 16.4.7.591 |
| 28B4h    | QUEUE_139_B | Section 16.4.7.592 |
| 28B8h    | QUEUE_139_C | Section 16.4.7.593 |
| 28BCh    | QUEUE_139_D | Section 16.4.7.594 |
| 28C0h    | QUEUE_140_A | Section 16.4.7.595 |
| 28C4h    | QUEUE_140_B | Section 16.4.7.596 |
| 28C8h    | QUEUE_140_C | Section 16.4.7.597 |
| 28CCh    | QUEUE_140_D | Section 16.4.7.598 |
| 28D0h    | QUEUE_141_A | Section 16.4.7.599 |
| 28D4h    | QUEUE_141_B | Section 16.4.7.600 |
| 28D8h    | QUEUE_141_C | Section 16.4.7.601 |
| 28DCh    | QUEUE_141_D | Section 16.4.7.602 |
| 28E0h    | QUEUE_142_A | Section 16.4.7.603 |
| 28E4h    | QUEUE_142_B | Section 16.4.7.604 |
| 28E8h    | QUEUE_142_C | Section 16.4.7.605 |
| 28ECh    | QUEUE_142_D | Section 16.4.7.606 |
| 28F0h    | QUEUE_143_A | Section 16.4.7.607 |
| 28F4h    | QUEUE_143_B | Section 16.4.7.608 |
| 28F8h    | QUEUE_143_C | Section 16.4.7.609 |
| 28FCh    | QUEUE_143_D | Section 16.4.7.610 |
| 2900h    | QUEUE_144_A | Section 16.4.7.611 |
| 2904h    | QUEUE_144_B | Section 16.4.7.612 |
| 2908h    | QUEUE_144_C | Section 16.4.7.613 |
| 290Ch    | QUEUE_144_D | Section 16.4.7.614 |
| 2910h    | QUEUE_145_A | Section 16.4.7.615 |
| 2914h    | QUEUE_145_B | Section 16.4.7.616 |
| 2918h    | QUEUE_145_C | Section 16.4.7.617 |
| 291Ch    | QUEUE_145_D | Section 16.4.7.618 |
| 2920h    | QUEUE_146_A | Section 16.4.7.619 |
| 2924h    | QUEUE_146_B | Section 16.4.7.620 |
| 2928h    | QUEUE_146_C | Section 16.4.7.621 |
| 292Ch    | QUEUE_146_D | Section 16.4.7.622 |
| 2930h    | QUEUE_147_A | Section 16.4.7.623 |
| 2934h    | QUEUE_147_B | Section 16.4.7.624 |
| 2938h    | QUEUE_147_C | Section 16.4.7.625 |
| 293Ch    | QUEUE_147_D | Section 16.4.7.626 |
| 2940h    | QUEUE_148_A | Section 16.4.7.627 |
| 2944h    | QUEUE_148_B | Section 16.4.7.628 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym          | Section            |
|----------|------------------|--------------------|
| 294Ch    | QUEUE_148_D      | Section 16.4.7.630 |
| 2950h    | QUEUE_149_A      | Section 16.4.7.631 |
| 2954h    | QUEUE_149_B      | Section 16.4.7.632 |
| 2958h    | QUEUE_149_C      | Section 16.4.7.633 |
| 295Ch    | QUEUE_149_D      | Section 16.4.7.634 |
| 2960h    | QUEUE_150_A      | Section 16.4.7.635 |
| 2964h    | QUEUE_150_B      | Section 16.4.7.636 |
| 2968h    | QUEUE_150_C      | Section 16.4.7.637 |
| 296Ch    | QUEUE_150_D      | Section 16.4.7.638 |
| 2970h    | QUEUE_151_A      | Section 16.4.7.639 |
| 2974h    | QUEUE_151_B      | Section 16.4.7.640 |
| 2978h    | QUEUE_151_C      | Section 16.4.7.641 |
| 297Ch    | QUEUE_151_D      | Section 16.4.7.642 |
| 2980h    | QUEUE_152_A      | Section 16.4.7.643 |
| 2984h    | QUEUE_152_B      | Section 16.4.7.644 |
| 2988h    | QUEUE_152_C      | Section 16.4.7.645 |
| 298Ch    | QUEUE_152_D      | Section 16.4.7.646 |
| 2990h    | QUEUE_153_A      | Section 16.4.7.647 |
| 2994h    | QUEUE_153_B      | Section 16.4.7.648 |
| 2998h    | QUEUE_153_C      | Section 16.4.7.649 |
| 299Ch    | QUEUE_153_D      | Section 16.4.7.650 |
| 29A0h    | QUEUE_154_A      | Section 16.4.7.651 |
| 29A4h    | QUEUE_154_B      | Section 16.4.7.652 |
| 29A8h    | QUEUE_154_C      | Section 16.4.7.653 |
| 29ACh    | QUEUE_154_D      | Section 16.4.7.654 |
| 29B0h    | QUEUE_155_A      | Section 16.4.7.655 |
| 29B4h    | QUEUE_155_B      | Section 16.4.7.656 |
| 29B8h    | QUEUE_155_C      | Section 16.4.7.657 |
| 29BCh    | QUEUE_155_D      | Section 16.4.7.658 |
| 3000h    | QUEUE_0_STATUS_A | Section 16.4.7.659 |
| 3004h    | QUEUE_0_STATUS_B | Section 16.4.7.660 |
| 3008h    | QUEUE_0_STATUS_C | Section 16.4.7.661 |
| 3010h    | QUEUE_1_STATUS_A | Section 16.4.7.662 |
| 3014h    | QUEUE_1_STATUS_B | Section 16.4.7.663 |
| 3018h    | QUEUE_1_STATUS_C | Section 16.4.7.664 |
| 3020h    | QUEUE_2_STATUS_A | Section 16.4.7.665 |
| 3024h    | QUEUE_2_STATUS_B | Section 16.4.7.666 |
| 3028h    | QUEUE_2_STATUS_C | Section 16.4.7.667 |
| 3030h    | QUEUE_3_STATUS_A | Section 16.4.7.668 |
| 3034h    | QUEUE_3_STATUS_B | Section 16.4.7.669 |
| 3038h    | QUEUE_3_STATUS_C | Section 16.4.7.670 |
| 3040h    | QUEUE_4_STATUS_A | Section 16.4.7.671 |
| 3044h    | QUEUE_4_STATUS_B | Section 16.4.7.672 |
| 3048h    | QUEUE_4_STATUS_C | Section 16.4.7.673 |
| 3050h    | QUEUE_5_STATUS_A | Section 16.4.7.674 |
| 3054h    | QUEUE_5_STATUS_B | Section 16.4.7.675 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym           | Register Name   | Section            |
|----------|-------------------|-----------------|--------------------|
| 3060h    | QUEUE_6_STATUS_A  |                 | Section 16.4.7.677 |
| 3064h    | QUEUE_6_STATUS_B  |                 | Section 16.4.7.678 |
| 3068h    | QUEUE_6_STATUS_C  |                 | Section 16.4.7.679 |
| 3070h    | QUEUE_7_STATUS_A  |                 | Section 16.4.7.680 |
| 3074h    | QUEUE_7_STATUS_B  |                 | Section 16.4.7.681 |
| 3078h    | QUEUE_7_STATUS_C  |                 | Section 16.4.7.682 |
| 3080h    | QUEUE_8_STATUS_A  |                 | Section 16.4.7.683 |
| 3084h    | QUEUE_8_STATUS_B  |                 | Section 16.4.7.684 |
| 3088h    | QUEUE_8_STATUS_C  |                 | Section 16.4.7.685 |
| 3090h    | QUEUE_9_STATUS_A  |                 | Section 16.4.7.686 |
| 3094h    | QUEUE_9_STATUS_B  |                 | Section 16.4.7.687 |
| 3098h    | QUEUE_9_STATUS_C  |                 | Section 16.4.7.688 |
| 30A0h    | QUEUE_10_STATUS_A |                 | Section 16.4.7.689 |
| 30A4h    | QUEUE_10_STATUS_B |                 | Section 16.4.7.690 |
| 30A8h    | QUEUE_10_STATUS_C |                 | Section 16.4.7.691 |
| 30B0h    | QUEUE_11_STATUS_A |                 | Section 16.4.7.692 |
| 30B4h    | QUEUE_11_STATUS_B |                 | Section 16.4.7.693 |
| 30B8h    | QUEUE_11_STATUS_C |                 | Section 16.4.7.694 |
| 30C0h    | QUEUE_12_STATUS_A |                 | Section 16.4.7.695 |
| 30C4h    | QUEUE_12_STATUS_B |                 | Section 16.4.7.696 |
| 30C8h    | QUEUE_12_STATUS_C |                 | Section 16.4.7.697 |
| 30D0h    | QUEUE_13_STATUS_A |                 | Section 16.4.7.698 |
| 30D4h    | QUEUE_13_STATUS_B |                 | Section 16.4.7.699 |
| 30D8h    | QUEUE_13_STATUS_C |                 | Section 16.4.7.700 |
| 30E0h    | QUEUE_14_STATUS_A |                 | Section 16.4.7.701 |
| 30E4h    | QUEUE_14_STATUS_B |                 | Section 16.4.7.702 |
| 30E8h    | QUEUE_14_STATUS_C |                 | Section 16.4.7.703 |
| 30F0h    | QUEUE_15_STATUS_A |                 | Section 16.4.7.704 |
| 30F4h    | QUEUE_15_STATUS_B |                 | Section 16.4.7.705 |
| 30F8h    | QUEUE_15_STATUS_C |                 | Section 16.4.7.706 |
| 3100h    | QUEUE_16_STATUS_A |                 | Section 16.4.7.707 |
| 3104h    | QUEUE_16_STATUS_B |                 | Section 16.4.7.708 |
| 3108h    | QUEUE_16_STATUS_C |                 | Section 16.4.7.709 |
| 3110h    | QUEUE_17_STATUS_A |                 | Section 16.4.7.710 |
| 3114h    | QUEUE_17_STATUS_B |                 | Section 16.4.7.711 |
| 3118h    | QUEUE_17_STATUS_C |                 | Section 16.4.7.712 |
| 3120h    | QUEUE_18_STATUS_A |                 | Section 16.4.7.713 |
| 3124h    | QUEUE_18_STATUS_B |                 | Section 16.4.7.714 |
| 3128h    | QUEUE_18_STATUS_C |                 | Section 16.4.7.715 |
| 3130h    | QUEUE_19_STATUS_A |                 | Section 16.4.7.716 |
| 3134h    | QUEUE_19_STATUS_B |                 | Section 16.4.7.717 |
| 3138h    | QUEUE_19_STATUS_C |                 | Section 16.4.7.718 |
| 3140h    | QUEUE_20_STATUS_A |                 | Section 16.4.7.719 |
| 3144h    | QUEUE_20_STATUS_B |                 | Section 16.4.7.720 |
| 3148h    | QUEUE_20_STATUS_C |                 | Section 16.4.7.721 |
| 3150h    | QUEUE_21_STATUS_A |                 | Section 16.4.7.722 |
| 3154h    | QUEUE_21_STATUS_B |                 | Section 16.4.7.723 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym                             | Register Name   | Section            |
|----------|-------------------------------------|-----------------|--------------------|
| 3158h    | QUEUE_21_STATUS_C                   |                 | Section 16.4.7.724 |
| 3160h    | QUEUE_22_STATUS_A                   |                 | Section 16.4.7.725 |
| 3164h    | QUEUE_22_STATUS_B                   |                 | Section 16.4.7.726 |
| 3168h    | QUEUE_22_STATUS_C                   |                 | Section 16.4.7.727 |
| 3170h    | QUEUE_23_STATUS_A                   |                 | Section 16.4.7.728 |
| 3174h    | QUEUE_23_STATUS_B                   |                 | Section 16.4.7.729 |
| 3178h    | QUEUE_23_STATUS_C                   |                 | Section 16.4.7.730 |
| 3180h    | QUEUE_24_STATUS_A                   |                 | Section 16.4.7.731 |
| 3184h    | QUEUE_24_STATUS_B                   |                 | Section 16.4.7.732 |
| 3188h    | QUEUE_24_STATUS_C                   |                 | Section 16.4.7.733 |
| 3190h    | QUEUE_25_STATUS_A                   |                 | Section 16.4.7.734 |
| 3194h    | QUEUE_25_STATUS_B                   |                 | Section 16.4.7.735 |
| 3198h    | QUEUE_25_STATUS_C                   |                 | Section 16.4.7.736 |
| 31A0h    | QUEUE_26_STATUS_A                   |                 | Section 16.4.7.737 |
| 31A4h    | QUEUE_26_STATUS_B                   |                 | Section 16.4.7.738 |
| 31A8h    | QUEUE_26_STATUS_C                   |                 | Section 16.4.7.739 |
| 31B0h    | QUEUE_27_STATUS_A                   |                 | Section 16.4.7.740 |
| 31B4h    | QUEUE_27_STATUS_B                   |                 | Section 16.4.7.741 |
| 31B8h    | QUEUE_27_STATUS_C                   |                 | Section 16.4.7.742 |
| 31C0h    | QUEUE_28_STATUS_A                   |                 | Section 16.4.7.743 |
| 31C4h    | QUEUE_28_STATUS_B                   |                 | Section 16.4.7.744 |
| 31C8h    | QUEUE_28_STATUS_C                   |                 | Section 16.4.7.745 |
| 31D0h    | QUEUE_29_STATUS_A                   |                 | Section 16.4.7.746 |
| 31D4h    | QUEUE_29_STATUS_B                   |                 | Section 16.4.7.747 |
| 31D8h    | QUEUE_29_STATUS_C                   |                 | Section 16.4.7.748 |
| 31E0h    | QUEUE_30_STATUS_A                   |                 | Section 16.4.7.749 |
| 31E4h    | QUEUE_30_STATUS_B                   |                 | Section 16.4.7.750 |
| 31E8h    | QUEUE_30_STATUS_C                   |                 | Section 16.4.7.751 |
| 31F0h    | QUEUE_31_STATUS_A                   |                 | Section 16.4.7.752 |
| 31F4h    | QUEUE_31_STATUS_B                   |                 | Section 16.4.7.753 |
| 31F8h    | QUEUE_31_STATUS_C                   |                 | Section 16.4.7.754 |
| 3200h    | QUEUE_32_STATUS_A                   |                 | Section 16.4.7.755 |
| 3204h    | QUEUE_32_STATUS_B                   |                 | Section 16.4.7.756 |
| 3208h    | QUEUE_32_STATUS_C                   |                 | Section 16.4.7.757 |
| 3210h    | QUEUE_33_STATUS_A                   |                 | Section 16.4.7.758 |
| 3214h    | QUEUE_33_STATUS_B                   |                 | Section 16.4.7.759 |
| 3218h    | QUEUE_33_STATUS_C                   |                 | Section 16.4.7.760 |
| 3220h    | QUEUE_34_STATUS_A                   |                 | Section 16.4.7.761 |
| 3224h    | QUEUE_34_STATUS_B                   |                 | Section 16.4.7.762 |
| 3228h    | QUEUE_34_STATUS_C                   |                 | Section 16.4.7.763 |
| 3230h    | QUEUE_35_STATUS_A                   |                 | Section 16.4.7.764 |
| 3234h    | QUEUE_35_STATUS_B                   |                 | Section 16.4.7.765 |
| 3238h    | QUEUE_35_STATUS_C                   |                 | Section 16.4.7.766 |
| 3240h    | QUEUE_36_STATUS_A                   |                 | Section 16.4.7.767 |
| 3244h    | QUEUE_36_STATUS_B                   |                 | Section 16.4.7.768 |
| 3248h    | QUEUE_36_STATUS_C QUEUE_37_STATUS_A |                 | Section 16.4.7.769 |
| 3250h    |                                     |                 | Section 16.4.7.770 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym           | Register Name   | Section            |
|----------|-------------------|-----------------|--------------------|
| 3254h    | QUEUE_37_STATUS_B |                 | Section 16.4.7.771 |
| 3258h    | QUEUE_37_STATUS_C |                 | Section 16.4.7.772 |
| 3260h    | QUEUE_38_STATUS_A |                 | Section 16.4.7.773 |
| 3264h    | QUEUE_38_STATUS_B |                 | Section 16.4.7.774 |
| 3268h    | QUEUE_38_STATUS_C |                 | Section 16.4.7.775 |
| 3270h    | QUEUE_39_STATUS_A |                 | Section 16.4.7.776 |
| 3274h    | QUEUE_39_STATUS_B |                 | Section 16.4.7.777 |
| 3278h    | QUEUE_39_STATUS_C |                 | Section 16.4.7.778 |
| 3280h    | QUEUE_40_STATUS_A |                 | Section 16.4.7.779 |
| 3284h    | QUEUE_40_STATUS_B |                 | Section 16.4.7.780 |
| 3288h    | QUEUE_40_STATUS_C |                 | Section 16.4.7.781 |
| 3290h    | QUEUE_41_STATUS_A |                 | Section 16.4.7.782 |
| 3294h    | QUEUE_41_STATUS_B |                 | Section 16.4.7.783 |
| 3298h    | QUEUE_41_STATUS_C |                 | Section 16.4.7.784 |
| 32A0h    | QUEUE_42_STATUS_A |                 | Section 16.4.7.785 |
| 32A4h    | QUEUE_42_STATUS_B |                 | Section 16.4.7.786 |
| 32A8h    | QUEUE_42_STATUS_C |                 | Section 16.4.7.787 |
| 32B0h    | QUEUE_43_STATUS_A |                 | Section 16.4.7.788 |
| 32B4h    | QUEUE_43_STATUS_B |                 | Section 16.4.7.789 |
| 32B8h    | QUEUE_43_STATUS_C |                 | Section 16.4.7.790 |
| 32C0h    | QUEUE_44_STATUS_A |                 | Section 16.4.7.791 |
| 32C4h    | QUEUE_44_STATUS_B |                 | Section 16.4.7.792 |
| 32C8h    | QUEUE_44_STATUS_C |                 | Section 16.4.7.793 |
| 32D0h    | QUEUE_45_STATUS_A |                 | Section 16.4.7.794 |
| 32D4h    | QUEUE_45_STATUS_B |                 | Section 16.4.7.795 |
| 32D8h    | QUEUE_45_STATUS_C |                 | Section 16.4.7.796 |
| 32E0h    | QUEUE_46_STATUS_A |                 | Section 16.4.7.797 |
| 32E4h    | QUEUE_46_STATUS_B |                 | Section 16.4.7.798 |
| 32E8h    | QUEUE_46_STATUS_C |                 | Section 16.4.7.799 |
| 32F0h    | QUEUE_47_STATUS_A |                 | Section 16.4.7.800 |
| 32F4h    | QUEUE_47_STATUS_B |                 | Section 16.4.7.801 |
| 32F8h    | QUEUE_47_STATUS_C |                 | Section 16.4.7.802 |
| 3300h    | QUEUE_48_STATUS_A |                 | Section 16.4.7.803 |
| 3304h    | QUEUE_48_STATUS_B |                 | Section 16.4.7.804 |
| 3308h    | QUEUE_48_STATUS_C |                 | Section 16.4.7.805 |
| 3310h    | QUEUE_49_STATUS_A |                 | Section 16.4.7.806 |
| 3314h    | QUEUE_49_STATUS_B |                 | Section 16.4.7.807 |
| 3318h    | QUEUE_49_STATUS_C |                 | Section 16.4.7.808 |
| 3320h    | QUEUE_50_STATUS_A |                 | Section 16.4.7.809 |
| 3324h    | QUEUE_50_STATUS_B |                 | Section 16.4.7.810 |
| 3328h    | QUEUE_50_STATUS_C |                 | Section 16.4.7.811 |
| 3330h    | QUEUE_51_STATUS_A |                 | Section 16.4.7.812 |
| 3334h    | QUEUE_51_STATUS_B |                 | Section 16.4.7.813 |
| 3338h    | QUEUE_51_STATUS_C |                 | Section 16.4.7.814 |
| 3340h    | QUEUE_52_STATUS_A |                 | Section 16.4.7.815 |
| 3344h    | QUEUE_52_STATUS_B |                 | Section 16.4.7.816 |
| 3348h    | QUEUE_52_STATUS_C |                 | Section 16.4.7.817 |

<!-- image -->

<!-- image -->

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym           | Register Name   | Section            |
|----------|-------------------|-----------------|--------------------|
| 3350h    | QUEUE_53_STATUS_A |                 | Section 16.4.7.818 |
| 3354h    | QUEUE_53_STATUS_B |                 | Section 16.4.7.819 |
| 3358h    | QUEUE_53_STATUS_C |                 | Section 16.4.7.820 |
| 3360h    | QUEUE_54_STATUS_A |                 | Section 16.4.7.821 |
| 3364h    | QUEUE_54_STATUS_B |                 | Section 16.4.7.822 |
| 3368h    | QUEUE_54_STATUS_C |                 | Section 16.4.7.823 |
| 3370h    | QUEUE_55_STATUS_A |                 | Section 16.4.7.824 |
| 3374h    | QUEUE_55_STATUS_B |                 | Section 16.4.7.825 |
| 3378h    | QUEUE_55_STATUS_C |                 | Section 16.4.7.826 |
| 3380h    | QUEUE_56_STATUS_A |                 | Section 16.4.7.827 |
| 3384h    | QUEUE_56_STATUS_B |                 | Section 16.4.7.828 |
| 3388h    | QUEUE_56_STATUS_C |                 | Section 16.4.7.829 |
| 3390h    | QUEUE_57_STATUS_A |                 | Section 16.4.7.830 |
| 3394h    | QUEUE_57_STATUS_B |                 | Section 16.4.7.831 |
| 3398h    | QUEUE_57_STATUS_C |                 | Section 16.4.7.832 |
| 33A0h    | QUEUE_58_STATUS_A |                 | Section 16.4.7.833 |
| 33A4h    | QUEUE_58_STATUS_B |                 | Section 16.4.7.834 |
| 33A8h    | QUEUE_58_STATUS_C |                 | Section 16.4.7.835 |
| 33B0h    | QUEUE_59_STATUS_A |                 | Section 16.4.7.836 |
| 33B4h    | QUEUE_59_STATUS_B |                 | Section 16.4.7.837 |
| 33B8h    | QUEUE_59_STATUS_C |                 | Section 16.4.7.838 |
| 33C0h    | QUEUE_60_STATUS_A |                 | Section 16.4.7.839 |
| 33C4h    | QUEUE_60_STATUS_B |                 | Section 16.4.7.840 |
| 33C8h    | QUEUE_60_STATUS_C |                 | Section 16.4.7.841 |
| 33D0h    | QUEUE_61_STATUS_A |                 | Section 16.4.7.842 |
| 33D4h    | QUEUE_61_STATUS_B |                 | Section 16.4.7.843 |
| 33D8h    | QUEUE_61_STATUS_C |                 | Section 16.4.7.844 |
| 33E0h    | QUEUE_62_STATUS_A |                 | Section 16.4.7.845 |
| 33E4h    | QUEUE_62_STATUS_B |                 | Section 16.4.7.846 |
| 33E8h    | QUEUE_62_STATUS_C |                 | Section 16.4.7.847 |
| 33F0h    | QUEUE_63_STATUS_A |                 | Section 16.4.7.848 |
| 33F4h    | QUEUE_63_STATUS_B |                 | Section 16.4.7.849 |
| 33F8h    | QUEUE_63_STATUS_C |                 | Section 16.4.7.850 |
| 3400h    | QUEUE_64_STATUS_A |                 | Section 16.4.7.851 |
| 3404h    | QUEUE_64_STATUS_B |                 | Section 16.4.7.852 |
| 3408h    | QUEUE_64_STATUS_C |                 | Section 16.4.7.853 |
| 3410h    | QUEUE_65_STATUS_A |                 | Section 16.4.7.854 |
| 3414h    | QUEUE_65_STATUS_B |                 | Section 16.4.7.855 |
| 3418h    | QUEUE_65_STATUS_C |                 | Section 16.4.7.856 |
| 3420h    | QUEUE_66_STATUS_A |                 | Section 16.4.7.857 |
| 3424h    | QUEUE_66_STATUS_B |                 | Section 16.4.7.858 |
| 3428h    | QUEUE_66_STATUS_C |                 | Section 16.4.7.859 |
| 3430h    | QUEUE_67_STATUS_A |                 | Section 16.4.7.860 |
| 3434h    | QUEUE_67_STATUS_B |                 | Section 16.4.7.861 |
| 3438h    | QUEUE_67_STATUS_C |                 | Section 16.4.7.862 |
| 3440h    | QUEUE_68_STATUS_A |                 | Section 16.4.7.863 |
| 3444h    | QUEUE_68_STATUS_B |                 | Section 16.4.7.864 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym                             | Register Name   | Section            |
|----------|-------------------------------------|-----------------|--------------------|
| 3448h    | QUEUE_68_STATUS_C                   |                 | Section 16.4.7.865 |
| 3450h    | QUEUE_69_STATUS_A                   |                 | Section 16.4.7.866 |
| 3454h    | QUEUE_69_STATUS_B                   |                 | Section 16.4.7.867 |
| 3458h    | QUEUE_69_STATUS_C                   |                 | Section 16.4.7.868 |
| 3460h    | QUEUE_70_STATUS_A                   |                 | Section 16.4.7.869 |
| 3464h    | QUEUE_70_STATUS_B                   |                 | Section 16.4.7.870 |
| 3468h    | QUEUE_70_STATUS_C                   |                 | Section 16.4.7.871 |
| 3470h    | QUEUE_71_STATUS_A                   |                 | Section 16.4.7.872 |
| 3474h    | QUEUE_71_STATUS_B                   |                 | Section 16.4.7.873 |
| 3478h    | QUEUE_71_STATUS_C                   |                 | Section 16.4.7.874 |
| 3480h    | QUEUE_72_STATUS_A                   |                 | Section 16.4.7.875 |
| 3484h    | QUEUE_72_STATUS_B                   |                 | Section 16.4.7.876 |
| 3488h    | QUEUE_72_STATUS_C                   |                 | Section 16.4.7.877 |
| 3490h    | QUEUE_73_STATUS_A                   |                 | Section 16.4.7.878 |
| 3494h    | QUEUE_73_STATUS_B                   |                 | Section 16.4.7.879 |
| 3498h    | QUEUE_73_STATUS_C                   |                 | Section 16.4.7.880 |
| 34A0h    | QUEUE_74_STATUS_A                   |                 | Section 16.4.7.881 |
| 34A4h    | QUEUE_74_STATUS_B                   |                 | Section 16.4.7.882 |
| 34A8h    | QUEUE_74_STATUS_C                   |                 | Section 16.4.7.883 |
| 34B0h    | QUEUE_75_STATUS_A                   |                 | Section 16.4.7.884 |
| 34B4h    | QUEUE_75_STATUS_B                   |                 | Section 16.4.7.885 |
| 34B8h    | QUEUE_75_STATUS_C                   |                 | Section 16.4.7.886 |
| 34C0h    | QUEUE_76_STATUS_A                   |                 | Section 16.4.7.887 |
| 34C4h    | QUEUE_76_STATUS_B                   |                 | Section 16.4.7.888 |
| 34C8h    | QUEUE_76_STATUS_C                   |                 | Section 16.4.7.889 |
| 34D0h    | QUEUE_77_STATUS_A                   |                 | Section 16.4.7.890 |
| 34D4h    | QUEUE_77_STATUS_B                   |                 | Section 16.4.7.891 |
| 34D8h    | QUEUE_77_STATUS_C                   |                 | Section 16.4.7.892 |
| 34E0h    | QUEUE_78_STATUS_A                   |                 | Section 16.4.7.893 |
| 34E4h    | QUEUE_78_STATUS_B                   |                 | Section 16.4.7.894 |
| 34E8h    | QUEUE_78_STATUS_C                   |                 | Section 16.4.7.895 |
| 34F0h    | QUEUE_79_STATUS_A                   |                 | Section 16.4.7.896 |
| 34F4h    | QUEUE_79_STATUS_B                   |                 | Section 16.4.7.897 |
| 34F8h    | QUEUE_79_STATUS_C                   |                 | Section 16.4.7.898 |
| 3500h    | QUEUE_80_STATUS_A                   |                 | Section 16.4.7.899 |
| 3504h    | QUEUE_80_STATUS_B                   |                 | Section 16.4.7.900 |
| 3508h    | QUEUE_80_STATUS_C                   |                 | Section 16.4.7.901 |
| 3510h    | QUEUE_81_STATUS_A                   |                 | Section 16.4.7.902 |
| 3514h    | QUEUE_81_STATUS_B                   |                 | Section 16.4.7.903 |
| 3518h    | QUEUE_81_STATUS_C                   |                 | Section 16.4.7.904 |
| 3520h    | QUEUE_82_STATUS_A                   |                 | Section 16.4.7.905 |
| 3524h    | QUEUE_82_STATUS_B                   |                 | Section 16.4.7.906 |
| 3528h    | QUEUE_82_STATUS_C                   |                 | Section 16.4.7.907 |
| 3530h    | QUEUE_83_STATUS_A                   |                 | Section 16.4.7.908 |
| 3534h    | QUEUE_83_STATUS_B                   |                 | Section 16.4.7.909 |
| 3538h    | QUEUE_83_STATUS_C QUEUE_84_STATUS_A |                 | Section 16.4.7.910 |
| 3540h    |                                     |                 | Section 16.4.7.911 |

<!-- image -->

<!-- image -->

www.ti.com

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym           | Register Name   | Section            |
|----------|-------------------|-----------------|--------------------|
| 3544h    | QUEUE_84_STATUS_B |                 | Section 16.4.7.912 |
| 3548h    | QUEUE_84_STATUS_C |                 | Section 16.4.7.913 |
| 3550h    | QUEUE_85_STATUS_A |                 | Section 16.4.7.914 |
| 3554h    | QUEUE_85_STATUS_B |                 | Section 16.4.7.915 |
| 3558h    | QUEUE_85_STATUS_C |                 | Section 16.4.7.916 |
| 3560h    | QUEUE_86_STATUS_A |                 | Section 16.4.7.917 |
| 3564h    | QUEUE_86_STATUS_B |                 | Section 16.4.7.918 |
| 3568h    | QUEUE_86_STATUS_C |                 | Section 16.4.7.919 |
| 3570h    | QUEUE_87_STATUS_A |                 | Section 16.4.7.920 |
| 3574h    | QUEUE_87_STATUS_B |                 | Section 16.4.7.921 |
| 3578h    | QUEUE_87_STATUS_C |                 | Section 16.4.7.922 |
| 3580h    | QUEUE_88_STATUS_A |                 | Section 16.4.7.923 |
| 3584h    | QUEUE_88_STATUS_B |                 | Section 16.4.7.924 |
| 3588h    | QUEUE_88_STATUS_C |                 | Section 16.4.7.925 |
| 3590h    | QUEUE_89_STATUS_A |                 | Section 16.4.7.926 |
| 3594h    | QUEUE_89_STATUS_B |                 | Section 16.4.7.927 |
| 3598h    | QUEUE_89_STATUS_C |                 | Section 16.4.7.928 |
| 35A0h    | QUEUE_90_STATUS_A |                 | Section 16.4.7.929 |
| 35A4h    | QUEUE_90_STATUS_B |                 | Section 16.4.7.930 |
| 35A8h    | QUEUE_90_STATUS_C |                 | Section 16.4.7.931 |
| 35B0h    | QUEUE_91_STATUS_A |                 | Section 16.4.7.932 |
| 35B4h    | QUEUE_91_STATUS_B |                 | Section 16.4.7.933 |
| 35B8h    | QUEUE_91_STATUS_C |                 | Section 16.4.7.934 |
| 35C0h    | QUEUE_92_STATUS_A |                 | Section 16.4.7.935 |
| 35C4h    | QUEUE_92_STATUS_B |                 | Section 16.4.7.936 |
| 35C8h    | QUEUE_92_STATUS_C |                 | Section 16.4.7.937 |
| 35D0h    | QUEUE_93_STATUS_A |                 | Section 16.4.7.938 |
| 35D4h    | QUEUE_93_STATUS_B |                 | Section 16.4.7.939 |
| 35D8h    | QUEUE_93_STATUS_C |                 | Section 16.4.7.940 |
| 35E0h    | QUEUE_94_STATUS_A |                 | Section 16.4.7.941 |
| 35E4h    | QUEUE_94_STATUS_B |                 | Section 16.4.7.942 |
| 35E8h    | QUEUE_94_STATUS_C |                 | Section 16.4.7.943 |
| 35F0h    | QUEUE_95_STATUS_A |                 | Section 16.4.7.944 |
| 35F4h    | QUEUE_95_STATUS_B |                 | Section 16.4.7.945 |
| 35F8h    | QUEUE_95_STATUS_C |                 | Section 16.4.7.946 |
| 3600h    | QUEUE_96_STATUS_A |                 | Section 16.4.7.947 |
| 3604h    | QUEUE_96_STATUS_B |                 | Section 16.4.7.948 |
| 3608h    | QUEUE_96_STATUS_C |                 | Section 16.4.7.949 |
| 3610h    | QUEUE_97_STATUS_A |                 | Section 16.4.7.950 |
| 3614h    | QUEUE_97_STATUS_B |                 | Section 16.4.7.951 |
| 3618h    | QUEUE_97_STATUS_C |                 | Section 16.4.7.952 |
| 3620h    | QUEUE_98_STATUS_A |                 | Section 16.4.7.953 |
| 3624h    | QUEUE_98_STATUS_B |                 | Section 16.4.7.954 |
| 3628h    | QUEUE_98_STATUS_C |                 | Section 16.4.7.955 |
| 3630h    | QUEUE_99_STATUS_A |                 | Section 16.4.7.956 |
| 3634h    | QUEUE_99_STATUS_B |                 | Section 16.4.7.957 |
| 3638h    | QUEUE_99_STATUS_C |                 | Section 16.4.7.958 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym                               | Register Name   | Section             |
|----------|---------------------------------------|-----------------|---------------------|
| 3640h    | QUEUE_100_STATUS_A                    |                 | Section 16.4.7.959  |
| 3644h    | QUEUE_100_STATUS_B                    |                 | Section 16.4.7.960  |
| 3648h    | QUEUE_100_STATUS_C                    |                 | Section 16.4.7.961  |
| 3650h    | QUEUE_101_STATUS_A                    |                 | Section 16.4.7.962  |
| 3654h    | QUEUE_101_STATUS_B                    |                 | Section 16.4.7.963  |
| 3658h    | QUEUE_101_STATUS_C                    |                 | Section 16.4.7.964  |
| 3660h    | QUEUE_102_STATUS_A                    |                 | Section 16.4.7.965  |
| 3664h    | QUEUE_102_STATUS_B                    |                 | Section 16.4.7.966  |
| 3668h    | QUEUE_102_STATUS_C                    |                 | Section 16.4.7.967  |
| 3670h    | QUEUE_103_STATUS_A                    |                 | Section 16.4.7.968  |
| 3674h    | QUEUE_103_STATUS_B                    |                 | Section 16.4.7.969  |
| 3678h    | QUEUE_103_STATUS_C                    |                 | Section 16.4.7.970  |
| 3680h    | QUEUE_104_STATUS_A                    |                 | Section 16.4.7.971  |
| 3684h    | QUEUE_104_STATUS_B                    |                 | Section 16.4.7.972  |
| 3688h    | QUEUE_104_STATUS_C                    |                 | Section 16.4.7.973  |
| 3690h    | QUEUE_105_STATUS_A                    |                 | Section 16.4.7.974  |
| 3694h    | QUEUE_105_STATUS_B                    |                 | Section 16.4.7.975  |
| 3698h    | QUEUE_105_STATUS_C                    |                 | Section 16.4.7.976  |
| 36A0h    | QUEUE_106_STATUS_A                    |                 | Section 16.4.7.977  |
| 36A4h    | QUEUE_106_STATUS_B                    |                 | Section 16.4.7.978  |
| 36A8h    | QUEUE_106_STATUS_C                    |                 | Section 16.4.7.979  |
| 36B0h    | QUEUE_107_STATUS_A                    |                 | Section 16.4.7.980  |
| 36B4h    | QUEUE_107_STATUS_B                    |                 | Section 16.4.7.981  |
| 36B8h    | QUEUE_107_STATUS_C                    |                 | Section 16.4.7.982  |
| 36C0h    | QUEUE_108_STATUS_A                    |                 | Section 16.4.7.983  |
| 36C4h    | QUEUE_108_STATUS_B                    |                 | Section 16.4.7.984  |
| 36C8h    | QUEUE_108_STATUS_C                    |                 | Section 16.4.7.985  |
| 36D0h    | QUEUE_109_STATUS_A                    |                 | Section 16.4.7.986  |
| 36D4h    | QUEUE_109_STATUS_B                    |                 | Section 16.4.7.987  |
| 36D8h    | QUEUE_109_STATUS_C                    |                 | Section 16.4.7.988  |
| 36E0h    | QUEUE_110_STATUS_A                    |                 | Section 16.4.7.989  |
| 36E4h    | QUEUE_110_STATUS_B                    |                 | Section 16.4.7.990  |
| 36E8h    | QUEUE_110_STATUS_C                    |                 | Section 16.4.7.991  |
| 36F0h    | QUEUE_111_STATUS_A                    |                 | Section 16.4.7.992  |
| 36F4h    | QUEUE_111_STATUS_B                    |                 | Section 16.4.7.993  |
| 36F8h    | QUEUE_111_STATUS_C                    |                 | Section 16.4.7.994  |
| 3700h    | QUEUE_112_STATUS_A                    |                 | Section 16.4.7.995  |
| 3704h    | QUEUE_112_STATUS_B                    |                 | Section 16.4.7.996  |
| 3708h    | QUEUE_112_STATUS_C                    |                 | Section 16.4.7.997  |
| 3710h    | QUEUE_113_STATUS_A                    |                 | Section 16.4.7.998  |
| 3714h    | QUEUE_113_STATUS_B                    |                 | Section 16.4.7.999  |
| 3718h    | QUEUE_113_STATUS_C                    |                 | Section 16.4.7.1000 |
| 3720h    | QUEUE_114_STATUS_A                    |                 | Section 16.4.7.1001 |
| 3724h    | QUEUE_114_STATUS_B                    |                 | Section 16.4.7.1002 |
| 3728h    | QUEUE_114_STATUS_C                    |                 | Section 16.4.7.1003 |
| 3730h    | QUEUE_115_STATUS_A QUEUE_115_STATUS_B |                 | Section 16.4.7.1004 |
| 3734h    |                                       |                 | Section 16.4.7.1005 |

<!-- image -->

<!-- image -->

www.ti.com

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset      | Acronym                               | Register Name   | Section             |
|-------------|---------------------------------------|-----------------|---------------------|
| 3738h       | QUEUE_115_STATUS_C                    |                 | Section 16.4.7.1006 |
| 3740h       | QUEUE_116_STATUS_A                    |                 | Section 16.4.7.1007 |
| 3744h       | QUEUE_116_STATUS_B                    |                 | Section 16.4.7.1008 |
| 3748h       | QUEUE_116_STATUS_C                    |                 | Section 16.4.7.1009 |
| 3750h       | QUEUE_117_STATUS_A                    |                 | Section 16.4.7.1010 |
| 3754h       | QUEUE_117_STATUS_B                    |                 | Section 16.4.7.1011 |
| 3758h       | QUEUE_117_STATUS_C                    |                 | Section 16.4.7.1012 |
| 3760h       | QUEUE_118_STATUS_A                    |                 | Section 16.4.7.1013 |
| 3764h       | QUEUE_118_STATUS_B                    |                 | Section 16.4.7.1014 |
| 3768h       | QUEUE_118_STATUS_C                    |                 | Section 16.4.7.1015 |
| 3770h       | QUEUE_119_STATUS_A                    |                 | Section 16.4.7.1016 |
| 3774h       | QUEUE_119_STATUS_B                    |                 | Section 16.4.7.1017 |
| 3778h       | QUEUE_119_STATUS_C                    |                 | Section 16.4.7.1018 |
| 3780h       | QUEUE_120_STATUS_A                    |                 | Section 16.4.7.1019 |
| 3784h       | QUEUE_120_STATUS_B                    |                 | Section 16.4.7.1020 |
| 3788h       | QUEUE_120_STATUS_C                    |                 | Section 16.4.7.1021 |
| 3790h       | QUEUE_121_STATUS_A                    |                 | Section 16.4.7.1022 |
| 3794h       | QUEUE_121_STATUS_B                    |                 | Section 16.4.7.1023 |
| 3798h       | QUEUE_121_STATUS_C                    |                 | Section 16.4.7.1024 |
| 37A0h       | QUEUE_122_STATUS_A                    |                 | Section 16.4.7.1025 |
| 37A4h       | QUEUE_122_STATUS_B                    |                 | Section 16.4.7.1026 |
| 37A8h       | QUEUE_122_STATUS_C                    |                 | Section 16.4.7.1027 |
| 37B0h       | QUEUE_123_STATUS_A                    |                 | Section 16.4.7.1028 |
| 37B4h       | QUEUE_123_STATUS_B                    |                 | Section 16.4.7.1029 |
| 37B8h       | QUEUE_123_STATUS_C                    |                 | Section 16.4.7.1030 |
| 37C0h       | QUEUE_124_STATUS_A                    |                 | Section 16.4.7.1031 |
| 37C4h       | QUEUE_124_STATUS_B                    |                 | Section 16.4.7.1032 |
| 37C8h       | QUEUE_124_STATUS_C                    |                 | Section 16.4.7.1033 |
| 37D0h       | QUEUE_125_STATUS_A                    |                 | Section 16.4.7.1034 |
| 37D4h       | QUEUE_125_STATUS_B                    |                 | Section 16.4.7.1035 |
| 37D8h       | QUEUE_125_STATUS_C                    |                 | Section 16.4.7.1036 |
| 37E0h       | QUEUE_126_STATUS_A                    |                 | Section 16.4.7.1037 |
| 37E4h       | QUEUE_126_STATUS_B                    |                 | Section 16.4.7.1038 |
| 37E8h       | QUEUE_126_STATUS_C                    |                 | Section 16.4.7.1039 |
| 37F0h       | QUEUE_127_STATUS_A                    |                 | Section 16.4.7.1040 |
| 37F4h       | QUEUE_127_STATUS_B                    |                 | Section 16.4.7.1041 |
| 37F8h       | QUEUE_127_STATUS_C                    |                 | Section 16.4.7.1042 |
| 3800h       | QUEUE_128_STATUS_A                    |                 | Section 16.4.7.1043 |
| 3804h       | QUEUE_128_STATUS_B                    |                 | Section 16.4.7.1044 |
| 3808h       | QUEUE_128_STATUS_C                    |                 | Section 16.4.7.1045 |
| 3810h       | QUEUE_129_STATUS_A                    |                 | Section 16.4.7.1046 |
| 3814h       | QUEUE_129_STATUS_B                    |                 | Section 16.4.7.1047 |
| 3818h       | QUEUE_129_STATUS_C                    |                 | Section 16.4.7.1048 |
| 3820h       | QUEUE_130_STATUS_A                    |                 | Section 16.4.7.1049 |
| 3824h       | QUEUE_130_STATUS_B                    |                 | Section 16.4.7.1050 |
| 3828h 3830h | QUEUE_130_STATUS_C QUEUE_131_STATUS_A |                 | Section 16.4.7.1051 |
|             |                                       |                 | Section 16.4.7.1052 |

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym            | Register Name   | Section             |
|----------|--------------------|-----------------|---------------------|
| 3834h    | QUEUE_131_STATUS_B |                 | Section 16.4.7.1053 |
| 3838h    | QUEUE_131_STATUS_C |                 | Section 16.4.7.1054 |
| 3840h    | QUEUE_132_STATUS_A |                 | Section 16.4.7.1055 |
| 3844h    | QUEUE_132_STATUS_B |                 | Section 16.4.7.1056 |
| 3848h    | QUEUE_132_STATUS_C |                 | Section 16.4.7.1057 |
| 3850h    | QUEUE_133_STATUS_A |                 | Section 16.4.7.1058 |
| 3854h    | QUEUE_133_STATUS_B |                 | Section 16.4.7.1059 |
| 3858h    | QUEUE_133_STATUS_C |                 | Section 16.4.7.1060 |
| 3860h    | QUEUE_134_STATUS_A |                 | Section 16.4.7.1061 |
| 3864h    | QUEUE_134_STATUS_B |                 | Section 16.4.7.1062 |
| 3868h    | QUEUE_134_STATUS_C |                 | Section 16.4.7.1063 |
| 3870h    | QUEUE_135_STATUS_A |                 | Section 16.4.7.1064 |
| 3874h    | QUEUE_135_STATUS_B |                 | Section 16.4.7.1065 |
| 3878h    | QUEUE_135_STATUS_C |                 | Section 16.4.7.1066 |
| 3880h    | QUEUE_136_STATUS_A |                 | Section 16.4.7.1067 |
| 3884h    | QUEUE_136_STATUS_B |                 | Section 16.4.7.1068 |
| 3888h    | QUEUE_136_STATUS_C |                 | Section 16.4.7.1069 |
| 3890h    | QUEUE_137_STATUS_A |                 | Section 16.4.7.1070 |
| 3894h    | QUEUE_137_STATUS_B |                 | Section 16.4.7.1071 |
| 3898h    | QUEUE_137_STATUS_C |                 | Section 16.4.7.1072 |
| 38A0h    | QUEUE_138_STATUS_A |                 | Section 16.4.7.1073 |
| 38A4h    | QUEUE_138_STATUS_B |                 | Section 16.4.7.1074 |
| 38A8h    | QUEUE_138_STATUS_C |                 | Section 16.4.7.1075 |
| 38B0h    | QUEUE_139_STATUS_A |                 | Section 16.4.7.1076 |
| 38B4h    | QUEUE_139_STATUS_B |                 | Section 16.4.7.1077 |
| 38B8h    | QUEUE_139_STATUS_C |                 | Section 16.4.7.1078 |
| 38C0h    | QUEUE_140_STATUS_A |                 | Section 16.4.7.1079 |
| 38C4h    | QUEUE_140_STATUS_B |                 | Section 16.4.7.1080 |
| 38C8h    | QUEUE_140_STATUS_C |                 | Section 16.4.7.1081 |
| 38D0h    | QUEUE_141_STATUS_A |                 | Section 16.4.7.1082 |
| 38D4h    | QUEUE_141_STATUS_B |                 | Section 16.4.7.1083 |
| 38D8h    | QUEUE_141_STATUS_C |                 | Section 16.4.7.1084 |
| 38E0h    | QUEUE_142_STATUS_A |                 | Section 16.4.7.1085 |
| 38E4h    | QUEUE_142_STATUS_B |                 | Section 16.4.7.1086 |
| 38E8h    | QUEUE_142_STATUS_C |                 | Section 16.4.7.1087 |
| 38F0h    | QUEUE_143_STATUS_A |                 | Section 16.4.7.1088 |
| 38F4h    | QUEUE_143_STATUS_B |                 | Section 16.4.7.1089 |
| 38F8h    | QUEUE_143_STATUS_C |                 | Section 16.4.7.1090 |
| 3900h    | QUEUE_144_STATUS_A |                 | Section 16.4.7.1091 |
| 3904h    | QUEUE_144_STATUS_B |                 | Section 16.4.7.1092 |
| 3908h    | QUEUE_144_STATUS_C |                 | Section 16.4.7.1093 |
| 3910h    | QUEUE_145_STATUS_A |                 | Section 16.4.7.1094 |
| 3914h    | QUEUE_145_STATUS_B |                 | Section 16.4.7.1095 |
| 3918h    | QUEUE_145_STATUS_C |                 | Section 16.4.7.1096 |
| 3920h    | QUEUE_146_STATUS_A |                 | Section 16.4.7.1097 |
| 3924h    | QUEUE_146_STATUS_B |                 | Section 16.4.7.1098 |
| 3928h    | QUEUE_146_STATUS_C |                 | Section 16.4.7.1099 |

<!-- image -->

<!-- image -->

www.ti.com

Table 16-290. QUEUE\_MGR REGISTERS (continued)

| Offset   | Acronym            | Register Name   | Section             |
|----------|--------------------|-----------------|---------------------|
| 3930h    | QUEUE_147_STATUS_A |                 | Section 16.4.7.1100 |
| 3934h    | QUEUE_147_STATUS_B |                 | Section 16.4.7.1101 |
| 3938h    | QUEUE_147_STATUS_C |                 | Section 16.4.7.1102 |
| 3940h    | QUEUE_148_STATUS_A |                 | Section 16.4.7.1103 |
| 3944h    | QUEUE_148_STATUS_B |                 | Section 16.4.7.1104 |
| 3948h    | QUEUE_148_STATUS_C |                 | Section 16.4.7.1105 |
| 3950h    | QUEUE_149_STATUS_A |                 | Section 16.4.7.1106 |
| 3954h    | QUEUE_149_STATUS_B |                 | Section 16.4.7.1107 |
| 3958h    | QUEUE_149_STATUS_C |                 | Section 16.4.7.1108 |
| 3960h    | QUEUE_150_STATUS_A |                 | Section 16.4.7.1109 |
| 3964h    | QUEUE_150_STATUS_B |                 | Section 16.4.7.1110 |
| 3968h    | QUEUE_150_STATUS_C |                 | Section 16.4.7.1111 |
| 3970h    | QUEUE_151_STATUS_A |                 | Section 16.4.7.1112 |
| 3974h    | QUEUE_151_STATUS_B |                 | Section 16.4.7.1113 |
| 3978h    | QUEUE_151_STATUS_C |                 | Section 16.4.7.1114 |
| 3980h    | QUEUE_152_STATUS_A |                 | Section 16.4.7.1115 |
| 3984h    | QUEUE_152_STATUS_B |                 | Section 16.4.7.1116 |
| 3988h    | QUEUE_152_STATUS_C |                 | Section 16.4.7.1117 |
| 3990h    | QUEUE_153_STATUS_A |                 | Section 16.4.7.1118 |
| 3994h    | QUEUE_153_STATUS_B |                 | Section 16.4.7.1119 |
| 3998h    | QUEUE_153_STATUS_C |                 | Section 16.4.7.1120 |
| 39A0h    | QUEUE_154_STATUS_A |                 | Section 16.4.7.1121 |
| 39A4h    | QUEUE_154_STATUS_B |                 | Section 16.4.7.1122 |
| 39A8h    | QUEUE_154_STATUS_C |                 | Section 16.4.7.1123 |
| 39B0h    | QUEUE_155_STATUS_A |                 | Section 16.4.7.1124 |
| 39B4h    | QUEUE_155_STATUS_B |                 | Section 16.4.7.1125 |
| 39B8h    | QUEUE_155_STATUS_C |                 | Section 16.4.7.1126 |

## 16.4.7.1 QMGRREVID Register (offset = 0h) [reset = 4E530800h]

QMGRREVID is shown in Figure 16-277 and described in Table 16-291.

| Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   | Figure 16-277. QMGRREVID Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| SCHEME                              | SCHEME                              | Reserved                            | Reserved                            | FUNCTION                            | FUNCTION                            | FUNCTION                            | FUNCTION                            |
| R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| FUNCTION                            | FUNCTION                            | FUNCTION                            | FUNCTION                            | FUNCTION                            | FUNCTION                            | FUNCTION                            | FUNCTION                            |
| R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 | R-0                                 |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| REVRTL                              | REVRTL                              | REVRTL                              | REVRTL                              | REVRTL                              | REVMAJ                              | REVMAJ                              | REVMAJ                              |
| R-0 R-0                             | R-0 R-0                             | R-0 R-0                             | R-0 R-0                             | R-0 R-0                             | R-0 R-0                             | R-0 R-0                             | R-0 R-0                             |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| REVCUSTOM                           | REVCUSTOM                           | REVMIN                              | REVMIN                              | REVMIN                              | REVMIN                              | REVMIN                              | REVMIN                              |

R-0

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-291. QMGRREVID Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                    |
|-------|-----------|--------|---------|------------------------------------------------|
| 31-30 | SCHEME    | R-0    |       0 | Scheme that this register is compliant with    |
| 27-16 | FUNCTION  | R-0    |       0 | Function                                       |
| 15-11 | REVRTL    | R-0    |       0 | RTL revision                                   |
| 10-8  | REVMAJ    | R-0    |       0 | Major revision                                 |
| 7-6   | REVCUSTOM | R-0    |       0 | Custom revision                                |
| 5-0   | REVMIN    | R-0    |       0 | Minor revision Queue Manager Revision Register |

<!-- image -->

<!-- image -->

## 16.4.7.2 QMGRRST Register (offset = 8h) [reset = 0h]

QMGRRST is shown in Figure 16-278 and described in Table 16-292.

| Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   | Figure 16-278. QMGRRST Register   |
|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|
| 31                                | 30                                | 29                                | 28                                | 27                                | 26                                | 25                                | 24                                |
| HEAD_TAIL                         | Reserved                          | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         |
| W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               |
| 23                                | 22                                | 21                                | 20                                | 19                                | 18                                | 17                                | 16                                |
| DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         | DEST_QNUM                         |
| W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               |
| 15                                | 14                                | 13                                | 12                                | 11                                | 10                                | 9                                 | 8                                 |
| Reserved                          | Reserved                          | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       |
| W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               | W-0                               |
| 7                                 | 6                                 | 5                                 | 4                                 | 3                                 | 2                                 | 1                                 | 0                                 |
| SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       | SOURCE_QNUM                       |

W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-292. QMGRRST Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                            |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Indicates whether queue contents should be merged on to head or tail of destination queue. Clear this field for head and set for tail.                                                                                                                                                                                                                 |
| 29-16 | DEST_QNUM   | W-0    |       0 | Destination Queue Number                                                                                                                                                                                                                                                                                                                               |
| 13-0  | SOURCE_QNUM | W-0    |       0 | Source Queue Number Queue Manager Queue Diversion Register Note : CBA write transactions to this register cause the QMGR to start processing an internal state machine. This disables CBA read transactions.while it is busy processing the state machine. Once the state machine is back in the idle state CBA read transactions are available again. |

Universal Serial Bus (USB)

## 16.4.7.3 FDBSC0 Register (offset = 20h) [reset = 0h]

FDBSC0 is shown in Figure 16-279 and described in Table 16-293.

| Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   | Figure 16-279. FDBSC0 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 | FDBQ3_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 | FDBQ2_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 | FDBQ1_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 | FDBQ0_STARVE_CNT                 |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-293. FDBSC0 Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                                                                                  |
|-------|------------------|--------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ3_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 3 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 23-16 | FDBQ2_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 2 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 15-8  | FDBQ1_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 1 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ0_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 0 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 0 |

<!-- image -->

<!-- image -->

## 16.4.7.4 FDBSC1 Register (offset = 24h) [reset = 0h]

FDBSC1 is shown in Figure 16-280 and described in Table 16-294.

| Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   | Figure 16-280. FDBSC1 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 | FDBQ7_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 | FDBQ6_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 | FDBQ5_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 | FDBQ4_STARVE_CNT                 |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-294. FDBSC1 Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                                                                                  |
|-------|------------------|--------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ7_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 7 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 23-16 | FDBQ6_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 6 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 15-8  | FDBQ5_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 5 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ4_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 4 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 1 |

Universal Serial Bus (USB)

## 16.4.7.5 FDBSC2 Register (offset = 28h) [reset = 0h]

FDBSC2 is shown in Figure 16-281 and described in Table 16-295.

| Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   | Figure 16-281. FDBSC2 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                | FDBQ11_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                | FDBQ10_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 | FDBQ9_STARVE_CNT                 |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 | FDBQ8_STARVE_CNT                 |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-295. FDBSC2 Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                  |
|-------|-------------------|--------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ11_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 11 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                 |
| 23-16 | FDBQ10_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 10 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                 |
| 15-8  | FDBQ9_STARVE_CNT  | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 9 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ8_STARVE_CNT  | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 8 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 2 |

<!-- image -->

<!-- image -->

## 16.4.7.6 FDBSC3 Register (offset = 2Ch) [reset = 0h]

FDBSC3 is shown in Figure 16-282 and described in Table 16-296.

| Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   | Figure 16-282. FDBSC3 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                | FDBQ15_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                | FDBQ14_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                | FDBQ13_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                | FDBQ12_STARVE_CNT                |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-296. FDBSC3 Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                      |
|-------|-------------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ15_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 15 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                     |
| 23-16 | FDBQ14_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 14 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                     |
| 15-8  | FDBQ13_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 13 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                     |
| 7-0   | FDBQ12_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 12 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Table 109 - QMGR_Free_Descriptor_Buffer_Starvation_Count Register 3 |

Universal Serial Bus (USB)

## 16.4.7.7 FDBSC4 Register (offset = 30h) [reset = 0h]

FDBSC4 is shown in Figure 16-283 and described in Table 16-297.

| Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   | Figure 16-283. FDBSC4 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                | FDBQ19_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                | FDBQ18_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                | FDBQ17_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                | FDBQ16_STARVE_CNT                |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-297. FDBSC4 Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                   |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ19_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 19 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 23-16 | FDBQ18_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 18 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 15-8  | FDBQ17_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 17 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ16_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 16 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 4 |

<!-- image -->

<!-- image -->

## 16.4.7.8 FDBSC5 Register (offset = 34h) [reset = 0h]

FDBSC5 is shown in Figure 16-284 and described in Table 16-298.

| Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   | Figure 16-284. FDBSC5 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                | FDBQ23_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                | FDBQ22_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                | FDBQ21_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                | FDBQ20_STARVE_CNT                |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-298. FDBSC5 Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                   |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ23_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 23 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 23-16 | FDBQ22_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 22 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 15-8  | FDBQ21_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 21 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ20_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 20 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 5 |

Universal Serial Bus (USB)

## 16.4.7.9 FDBSC6 Register (offset = 38h) [reset = 0h]

FDBSC6 is shown in Figure 16-285 and described in Table 16-299.

| Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   | Figure 16-285. FDBSC6 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                | FDBQ27_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                | FDBQ26_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                | FDBQ25_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                | FDBQ24_STARVE_CNT                |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-299. FDBSC6 Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                   |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ27_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 27 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 23-16 | FDBQ26_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 26 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 15-8  | FDBQ25_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 25 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ24_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 24 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 6 |

<!-- image -->

<!-- image -->

## 16.4.7.10 FDBSC7 Register (offset = 3Ch) [reset = 0h]

FDBSC7 is shown in Figure 16-286 and described in Table 16-300.

| Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   | Figure 16-286. FDBSC7 Register   |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               |
| FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                | FDBQ31_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                | FDBQ30_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                |
| FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                | FDBQ29_STARVE_CNT                |
| R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              | R-0                              |
| 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                | FDBQ28_STARVE_CNT                |

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-300. FDBSC7 Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                   |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 | FDBQ31_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 31 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 23-16 | FDBQ30_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 30 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 15-8  | FDBQ29_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 29 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu.                                                                  |
| 7-0   | FDBQ28_STARVE_CNT | R-0    |       0 | This field increments each time the Free Descriptor/Buffer Queue 28 is read while it is empty via the CPPI DMA. This field is cleared when read via the cpu. Queue_Manager_Free_Descriptor_Buffer_Starvation_Count Register 7 |

Universal Serial Bus (USB)

## 16.4.7.11 LRAM0BASE Register (offset = 80h) [reset = 0h]

LRAM0BASE is shown in Figure 16-287 and described in Table 16-301.

## Figure 16-287. LRAM0BASE Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REGION0\_BASE

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-301. LRAM0BASE Register Field Descriptions

| Bit   | Field        | Type   |   Reset | Description                                                                                                                                                                |
|-------|--------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2  | REGION0_BASE | R/W-0  |       0 | This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory. |

Reserv ed

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.12 LRAM0SIZE Register (offset = 84h) [reset = 0h]

LRAM0SIZE is shown in Figure 16-288 and described in Table 16-302.

## Figure 16-288. LRAM0SIZE Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

REGION0\_SIZE

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-302. LRAM0SIZE Register Field Descriptions

| Bit   | Field        | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-------|--------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | REGION0_SIZE | R/W-0  |       0 | This field indicates the number of entries that are contained in the linking RAM region 0. A descriptor with index less than region0_size value has its linking location in region 0. A descriptor with index greater than region0_size has its linking location in region 1. The queue manager will add the index (left shifted by 2 bits) to the appropriate regionX_base_addr to get the absolute 32-bit address to the linking location for a descriptor. Queue Manager Linking Ram Region 0 Size Register |

Universal Serial Bus (USB)

## 16.4.7.13 LRAM1BASE Register (offset = 88h) [reset = 0h]

LRAM1BASE is shown in Figure 16-289 and described in Table 16-303.

## Figure 16-289. LRAM1BASE Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REGION1\_BASE

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-303. LRAM1BASE Register Field Descriptions

| Bit   | Field        | Type   |   Reset | Description                                                                                                                                                                    |
|-------|--------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2  | REGION1_BASE | R/W-0  |       0 | This field stores the base address for the second region of the linking RAM. This may be anywhere in 32- bit address space but would be typically located in off- chip memory. |

Reserv ed

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.14 PEND0 Register (offset = 90h) [reset = 0h]

PEND0 is shown in Figure 16-290 and described in Table 16-304.

## Figure 16-290. PEND0 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

QPEND0

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-304. PEND0 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                      |
|-------|---------|--------|---------|------------------------------------------------------------------|
| 31-0  | QPEND0  | R-0    |       0 | This field indicates the queue pending status for queues[ 31:0]. |

Universal Serial Bus (USB)

## 16.4.7.15 PEND1 Register (offset = 94h) [reset = 0h]

PEND1 is shown in Figure 16-291 and described in Table 16-305.

## Figure 16-291. PEND1 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

QPEND1

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-305. PEND1 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                                                                   |
|-------|---------|--------|---------|---------------------------------------------------------------------------------------------------------------|
| 31-0  | QPEND1  | R-0    |       0 | This field indicates the queue pending status for queues[ 63:32]. Table 118 - QMGR_Queue_Pending_1 Register 1 |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.16 PEND2 Register (offset = 98h) [reset = 0h]

PEND2 is shown in Figure 16-292 and described in Table 16-306.

## Figure 16-292. PEND2 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

QPEND2

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-306. PEND2 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                                                                |
|-------|---------|--------|---------|------------------------------------------------------------------------------------------------------------|
| 31-0  | QPEND2  | R-0    |       0 | This field indicates the queue pending status for queues[ 95:64]. Queue_Manager_Queue_Pending_2 Register 2 |

Universal Serial Bus (USB)

## 16.4.7.17 PEND3 Register (offset = 9Ch) [reset = 0h]

PEND3 is shown in Figure 16-293 and described in Table 16-307.

## Figure 16-293. PEND3 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

QPEND3

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-307. PEND3 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                                                                 |
|-------|---------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 31-0  | QPEND3  | R-0    |       0 | This field indicates the queue pending status for queues[ 127:96]. Queue_Manager_Queue_Pending_3 Register 3 |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.18 PEND4 Register (offset = A0h) [reset = 0h]

PEND4 is shown in Figure 16-294 and described in Table 16-308.

## Figure 16-294. PEND4 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

QPEND4

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-308. PEND4 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------------------------------------------------------|
| 31-0  | QPEND4  | R-0    |       0 | This field indicates the queue pending status for queues[ 159:128]. Queue_Manager_Queue_Pending_4 Register 4 |

Universal Serial Bus (USB)

## 16.4.7.19 QMEMRBASE0 Register (offset = 1000h) [reset = 0h]

QMEMRBASE0 is shown in Figure 16-295 and described in Table 16-309.

## Figure 16-295. QMEMRBASE0 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-309. QMEMRBASE0 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.20 QMEMCTRL0 Register (offset = 1004h) [reset = 0h]

QMEMCTRL0 is shown in Figure 16-296 and described in Table 16-310.

| Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   | Figure 16-296. QMEMCTRL0 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-310. QMEMCTRL0 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.21 QMEMRBASE1 Register (offset = 1010h) [reset = 0h]

QMEMRBASE1 is shown in Figure 16-297 and described in Table 16-311.

## Figure 16-297. QMEMRBASE1 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-311. QMEMRBASE1 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

## 16.4.7.22 QMEMCTRL1 Register (offset = 1014h) [reset = 0h]

QMEMCTRL1 is shown in Figure 16-298 and described in Table 16-312.

| Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   | Figure 16-298. QMEMCTRL1 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-312. QMEMCTRL1 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.23 QMEMRBASE2 Register (offset = 1020h) [reset = 0h]

QMEMRBASE2 is shown in Figure 16-299 and described in Table 16-313.

## Figure 16-299. QMEMRBASE2 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-313. QMEMRBASE2 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

## 16.4.7.24 QMEMCTRL2 Register (offset = 1024h) [reset = 0h]

QMEMCTRL2 is shown in Figure 16-300 and described in Table 16-314.

| Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   | Figure 16-300. QMEMCTRL2 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-314. QMEMCTRL2 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.25 QMEMRBASE3 Register (offset = 1030h) [reset = 0h]

QMEMRBASE3 is shown in Figure 16-301 and described in Table 16-315.

## Figure 16-301. QMEMRBASE3 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-315. QMEMRBASE3 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.26 QMEMCTRL3 Register (offset = 1034h) [reset = 0h]

QMEMCTRL3 is shown in Figure 16-302 and described in Table 16-316.

| Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   | Figure 16-302. QMEMCTRL3 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-316. QMEMCTRL3 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.27 QMEMRBASE4 Register (offset = 1040h) [reset = 0h]

QMEMRBASE4 is shown in Figure 16-303 and described in Table 16-317.

## Figure 16-303. QMEMRBASE4 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-317. QMEMRBASE4 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.28 QMEMCTRL4 Register (offset = 1044h) [reset = 0h]

QMEMCTRL4 is shown in Figure 16-304 and described in Table 16-318.

| Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   | Figure 16-304. QMEMCTRL4 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-318. QMEMCTRL4 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.29 QMEMRBASE5 Register (offset = 1050h) [reset = 0h]

QMEMRBASE5 is shown in Figure 16-305 and described in Table 16-319.

## Figure 16-305. QMEMRBASE5 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-319. QMEMRBASE5 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.30 QMEMCTRL5 Register (offset = 1054h) [reset = 0h]

QMEMCTRL5 is shown in Figure 16-306 and described in Table 16-320.

| Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   | Figure 16-306. QMEMCTRL5 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-320. QMEMCTRL5 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.31 QMEMRBASE6 Register (offset = 1060h) [reset = 0h]

QMEMRBASE6 is shown in Figure 16-307 and described in Table 16-321.

## Figure 16-307. QMEMRBASE6 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-321. QMEMRBASE6 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.32 QMEMCTRL6 Register (offset = 1064h) [reset = 0h]

QMEMCTRL6 is shown in Figure 16-308 and described in Table 16-322.

| Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   | Figure 16-308. QMEMCTRL6 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-322. QMEMCTRL6 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.33 QMEMRBASE7 Register (offset = 1070h) [reset = 0h]

QMEMRBASE7 is shown in Figure 16-309 and described in Table 16-323.

## Figure 16-309. QMEMRBASE7 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

REG

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-323. QMEMRBASE7 Register Field Descriptions

| Bit   | Field   | Type   |   Reset | Description                                                  |
|-------|---------|--------|---------|--------------------------------------------------------------|
| 31-5  | REG     | R/W-0  |       0 | This field contains the base address of the memory region R. |

Reserved

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.34 QMEMCTRL7 Register (offset = 1074h) [reset = 0h]

QMEMCTRL7 is shown in Figure 16-310 and described in Table 16-324.

| Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   | Figure 16-310. QMEMCTRL7 Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| Reserved                            | Reserved                            | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
|                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         | START_INDEX                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |
|                                     |                                     |                                     |                                     | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | REG_SIZE                            | REG_SIZE                            | REG_SIZE                            |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-324. QMEMCTRL7 Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------|-------------|--------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29-16 | START_INDEX | R/W-0  |       0 | This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11-8  | DESC_SIZE   | R/W-0  |       0 | This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes. The settings of desc_size from 9-15 are reserved.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2-0   | REG_SIZE    | R/W-0  |       0 | This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors. Queue Manager Memory Region R Control Registers The following sections describe each of the four register locations that may be present for each queue in the queues region. For reasons of implementation and area efficiency, these registers are not actually implemented as a huge array of flip flops but are instead implemented as a single set of mailbox registers which use the LSBs of the provided address as a queue index. Due to this implementation all accesses to these registers need to be performed as a single burst write for each packet push operation or a single burst read for each packet pop operation. The length of a burst to push or pop a packet will vary depending on the optional features that the queue supports which may be 4, 8, 12 or 16 bytes. Queue N Register D must always be written / read in the burst but the preceding words are optional depending on the required queue functionality. |

Universal Serial Bus (USB)

## 16.4.7.35 QUEUE\_0\_A Register (offset = 2000h) [reset = 0h]

QUEUE\_0\_A is shown in Figure 16-311 and described in Table 16-325.

## Figure 16-311. QUEUE\_0\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-325. QUEUE\_0\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.36 QUEUE\_0\_B Register (offset = 2004h) [reset = 0h]

QUEUE\_0\_B is shown in Figure 16-312 and described in Table 16-326.

## Figure 16-312. QUEUE\_0\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-326. QUEUE\_0\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.37 QUEUE\_0\_C Register (offset = 2008h) [reset = 0h]

QUEUE\_0\_C is shown in Figure 16-313 and described in Table 16-327.

| Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   | Figure 16-313. QUEUE_0_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-327. QUEUE\_0\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.38 QUEUE\_0\_D Register (offset = 200Ch) [reset = 0h]

QUEUE\_0\_D is shown in Figure 16-314 and described in Table 16-328.

| Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   | Figure 16-314. QUEUE_0_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-328. QUEUE\_0\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.39 QUEUE\_1\_A Register (offset = 2010h) [reset = 0h]

QUEUE\_1\_A is shown in Figure 16-315 and described in Table 16-329.

## Figure 16-315. QUEUE\_1\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-329. QUEUE\_1\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.40 QUEUE\_1\_B Register (offset = 2014h) [reset = 0h]

QUEUE\_1\_B is shown in Figure 16-316 and described in Table 16-330.

## Figure 16-316. QUEUE\_1\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-330. QUEUE\_1\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.41 QUEUE\_1\_C Register (offset = 2018h) [reset = 0h]

QUEUE\_1\_C is shown in Figure 16-317 and described in Table 16-331.

| Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   | Figure 16-317. QUEUE_1_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-331. QUEUE\_1\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

## 16.4.7.42 QUEUE\_1\_D Register (offset = 201Ch) [reset = 0h]

QUEUE\_1\_D is shown in Figure 16-318 and described in Table 16-332.

| Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   | Figure 16-318. QUEUE_1_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-332. QUEUE\_1\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.43 QUEUE\_2\_A Register (offset = 2020h) [reset = 0h]

QUEUE\_2\_A is shown in Figure 16-319 and described in Table 16-333.

## Figure 16-319. QUEUE\_2\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-333. QUEUE\_2\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.44 QUEUE\_2\_B Register (offset = 2024h) [reset = 0h]

QUEUE\_2\_B is shown in Figure 16-320 and described in Table 16-334.

## Figure 16-320. QUEUE\_2\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-334. QUEUE\_2\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.45 QUEUE\_2\_C Register (offset = 2028h) [reset = 0h]

QUEUE\_2\_C is shown in Figure 16-321 and described in Table 16-335.

| Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   | Figure 16-321. QUEUE_2_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-335. QUEUE\_2\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.46 QUEUE\_2\_D Register (offset = 202Ch) [reset = 0h]

QUEUE\_2\_D is shown in Figure 16-322 and described in Table 16-336.

| Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   | Figure 16-322. QUEUE_2_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-336. QUEUE\_2\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.47 QUEUE\_3\_A Register (offset = 2030h) [reset = 0h]

QUEUE\_3\_A is shown in Figure 16-323 and described in Table 16-337.

## Figure 16-323. QUEUE\_3\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-337. QUEUE\_3\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.48 QUEUE\_3\_B Register (offset = 2034h) [reset = 0h]

QUEUE\_3\_B is shown in Figure 16-324 and described in Table 16-338.

## Figure 16-324. QUEUE\_3\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-338. QUEUE\_3\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.49 QUEUE\_3\_C Register (offset = 2038h) [reset = 0h]

QUEUE\_3\_C is shown in Figure 16-325 and described in Table 16-339.

| Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   | Figure 16-325. QUEUE_3_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-339. QUEUE\_3\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.50 QUEUE\_3\_D Register (offset = 203Ch) [reset = 0h]

QUEUE\_3\_D is shown in Figure 16-326 and described in Table 16-340.

| Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   | Figure 16-326. QUEUE_3_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-340. QUEUE\_3\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.51 QUEUE\_4\_A Register (offset = 2040h) [reset = 0h]

QUEUE\_4\_A is shown in Figure 16-327 and described in Table 16-341.

## Figure 16-327. QUEUE\_4\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-341. QUEUE\_4\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.52 QUEUE\_4\_B Register (offset = 2044h) [reset = 0h]

QUEUE\_4\_B is shown in Figure 16-328 and described in Table 16-342.

## Figure 16-328. QUEUE\_4\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-342. QUEUE\_4\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.53 QUEUE\_4\_C Register (offset = 2048h) [reset = 0h]

QUEUE\_4\_C is shown in Figure 16-329 and described in Table 16-343.

| Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   | Figure 16-329. QUEUE_4_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-343. QUEUE\_4\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.54 QUEUE\_4\_D Register (offset = 204Ch) [reset = 0h]

QUEUE\_4\_D is shown in Figure 16-330 and described in Table 16-344.

| Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   | Figure 16-330. QUEUE_4_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-344. QUEUE\_4\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.55 QUEUE\_5\_A Register (offset = 2050h) [reset = 0h]

QUEUE\_5\_A is shown in Figure 16-331 and described in Table 16-345.

## Figure 16-331. QUEUE\_5\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-345. QUEUE\_5\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.56 QUEUE\_5\_B Register (offset = 2054h) [reset = 0h]

QUEUE\_5\_B is shown in Figure 16-332 and described in Table 16-346.

## Figure 16-332. QUEUE\_5\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-346. QUEUE\_5\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.57 QUEUE\_5\_C Register (offset = 2058h) [reset = 0h]

QUEUE\_5\_C is shown in Figure 16-333 and described in Table 16-347.

| Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   | Figure 16-333. QUEUE_5_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-347. QUEUE\_5\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.58 QUEUE\_5\_D Register (offset = 205Ch) [reset = 0h]

QUEUE\_5\_D is shown in Figure 16-334 and described in Table 16-348.

| Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   | Figure 16-334. QUEUE_5_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-348. QUEUE\_5\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.59 QUEUE\_6\_A Register (offset = 2060h) [reset = 0h]

QUEUE\_6\_A is shown in Figure 16-335 and described in Table 16-349.

## Figure 16-335. QUEUE\_6\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-349. QUEUE\_6\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.60 QUEUE\_6\_B Register (offset = 2064h) [reset = 0h]

QUEUE\_6\_B is shown in Figure 16-336 and described in Table 16-350.

## Figure 16-336. QUEUE\_6\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-350. QUEUE\_6\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.61 QUEUE\_6\_C Register (offset = 2068h) [reset = 0h]

QUEUE\_6\_C is shown in Figure 16-337 and described in Table 16-351.

| Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   | Figure 16-337. QUEUE_6_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-351. QUEUE\_6\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.62 QUEUE\_6\_D Register (offset = 206Ch) [reset = 0h]

QUEUE\_6\_D is shown in Figure 16-338 and described in Table 16-352.

| Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   | Figure 16-338. QUEUE_6_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-352. QUEUE\_6\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.63 QUEUE\_7\_A Register (offset = 2070h) [reset = 0h]

QUEUE\_7\_A is shown in Figure 16-339 and described in Table 16-353.

## Figure 16-339. QUEUE\_7\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-353. QUEUE\_7\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.64 QUEUE\_7\_B Register (offset = 2074h) [reset = 0h]

QUEUE\_7\_B is shown in Figure 16-340 and described in Table 16-354.

## Figure 16-340. QUEUE\_7\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-354. QUEUE\_7\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.65 QUEUE\_7\_C Register (offset = 2078h) [reset = 0h]

QUEUE\_7\_C is shown in Figure 16-341 and described in Table 16-355.

| Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   | Figure 16-341. QUEUE_7_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-355. QUEUE\_7\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.66 QUEUE\_7\_D Register (offset = 207Ch) [reset = 0h]

QUEUE\_7\_D is shown in Figure 16-342 and described in Table 16-356.

| Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   | Figure 16-342. QUEUE_7_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-356. QUEUE\_7\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.67 QUEUE\_8\_A Register (offset = 2080h) [reset = 0h]

QUEUE\_8\_A is shown in Figure 16-343 and described in Table 16-357.

## Figure 16-343. QUEUE\_8\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-357. QUEUE\_8\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.68 QUEUE\_8\_B Register (offset = 2084h) [reset = 0h]

QUEUE\_8\_B is shown in Figure 16-344 and described in Table 16-358.

## Figure 16-344. QUEUE\_8\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-358. QUEUE\_8\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.69 QUEUE\_8\_C Register (offset = 2088h) [reset = 0h]

QUEUE\_8\_C is shown in Figure 16-345 and described in Table 16-359.

| Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   | Figure 16-345. QUEUE_8_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-359. QUEUE\_8\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.70 QUEUE\_8\_D Register (offset = 208Ch) [reset = 0h]

QUEUE\_8\_D is shown in Figure 16-346 and described in Table 16-360.

| Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   | Figure 16-346. QUEUE_8_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-360. QUEUE\_8\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.71 QUEUE\_9\_A Register (offset = 2090h) [reset = 0h]

QUEUE\_9\_A is shown in Figure 16-347 and described in Table 16-361.

## Figure 16-347. QUEUE\_9\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-361. QUEUE\_9\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.72 QUEUE\_9\_B Register (offset = 2094h) [reset = 0h]

QUEUE\_9\_B is shown in Figure 16-348 and described in Table 16-362.

## Figure 16-348. QUEUE\_9\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-362. QUEUE\_9\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.73 QUEUE\_9\_C Register (offset = 2098h) [reset = 0h]

QUEUE\_9\_C is shown in Figure 16-349 and described in Table 16-363.

| Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   | Figure 16-349. QUEUE_9_C Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| HEAD_TAIL                           | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| W-0                                 |                                     |                                     |                                     |                                     |                                     |                                     |                                     |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            | Reserved                            |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| Reserved                            | Reserved                            | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         | PACKET_SIZE                         |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-363. QUEUE\_9\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.74 QUEUE\_9\_D Register (offset = 209Ch) [reset = 0h]

QUEUE\_9\_D is shown in Figure 16-350 and described in Table 16-364.

| Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   | Figure 16-350. QUEUE_9_D Register   |
|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| 31                                  | 30                                  | 29                                  | 28                                  | 27                                  | 26                                  | 25                                  | 24                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 23                                  | 22                                  | 21                                  | 20                                  | 19                                  | 18                                  | 17                                  | 16                                  |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 15                                  | 14                                  | 13                                  | 12                                  | 11                                  | 10                                  | 9                                   | 8                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_PTR                            |
| R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               | R/W-0                               |
| 7                                   | 6                                   | 5                                   | 4                                   | 3                                   | 2                                   | 1                                   | 0                                   |
| DESC_PTR                            | DESC_PTR                            | DESC_PTR                            | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           | DESC_SIZE                           |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-364. QUEUE\_9\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.75 QUEUE\_10\_A Register (offset = 20A0h) [reset = 0h]

QUEUE\_10\_A is shown in Figure 16-351 and described in Table 16-365.

## Figure 16-351. QUEUE\_10\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-365. QUEUE\_10\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.76 QUEUE\_10\_B Register (offset = 20A4h) [reset = 0h]

QUEUE\_10\_B is shown in Figure 16-352 and described in Table 16-366.

## Figure 16-352. QUEUE\_10\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-366. QUEUE\_10\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.77 QUEUE\_10\_C Register (offset = 20A8h) [reset = 0h]

QUEUE\_10\_C is shown in Figure 16-353 and described in Table 16-367.

| Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   | Figure 16-353. QUEUE_10_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-367. QUEUE\_10\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.78 QUEUE\_10\_D Register (offset = 20ACh) [reset = 0h]

QUEUE\_10\_D is shown in Figure 16-354 and described in Table 16-368.

| Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   | Figure 16-354. QUEUE_10_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-368. QUEUE\_10\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.79 QUEUE\_11\_A Register (offset = 20B0h) [reset = 0h]

QUEUE\_11\_A is shown in Figure 16-355 and described in Table 16-369.

## Figure 16-355. QUEUE\_11\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-369. QUEUE\_11\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.80 QUEUE\_11\_B Register (offset = 20B4h) [reset = 0h]

QUEUE\_11\_B is shown in Figure 16-356 and described in Table 16-370.

## Figure 16-356. QUEUE\_11\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-370. QUEUE\_11\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.81 QUEUE\_11\_C Register (offset = 20B8h) [reset = 0h]

QUEUE\_11\_C is shown in Figure 16-357 and described in Table 16-371.

| Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   | Figure 16-357. QUEUE_11_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-371. QUEUE\_11\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.82 QUEUE\_11\_D Register (offset = 20BCh) [reset = 0h]

QUEUE\_11\_D is shown in Figure 16-358 and described in Table 16-372.

| Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   | Figure 16-358. QUEUE_11_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-372. QUEUE\_11\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.83 QUEUE\_12\_A Register (offset = 20C0h) [reset = 0h]

QUEUE\_12\_A is shown in Figure 16-359 and described in Table 16-373.

## Figure 16-359. QUEUE\_12\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-373. QUEUE\_12\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.84 QUEUE\_12\_B Register (offset = 20C4h) [reset = 0h]

QUEUE\_12\_B is shown in Figure 16-360 and described in Table 16-374.

## Figure 16-360. QUEUE\_12\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-374. QUEUE\_12\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.85 QUEUE\_12\_C Register (offset = 20C8h) [reset = 0h]

QUEUE\_12\_C is shown in Figure 16-361 and described in Table 16-375.

| Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   | Figure 16-361. QUEUE_12_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-375. QUEUE\_12\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.86 QUEUE\_12\_D Register (offset = 20CCh) [reset = 0h]

QUEUE\_12\_D is shown in Figure 16-362 and described in Table 16-376.

| Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   | Figure 16-362. QUEUE_12_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-376. QUEUE\_12\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.87 QUEUE\_13\_A Register (offset = 20D0h) [reset = 0h]

QUEUE\_13\_A is shown in Figure 16-363 and described in Table 16-377.

## Figure 16-363. QUEUE\_13\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-377. QUEUE\_13\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.88 QUEUE\_13\_B Register (offset = 20D4h) [reset = 0h]

QUEUE\_13\_B is shown in Figure 16-364 and described in Table 16-378.

## Figure 16-364. QUEUE\_13\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-378. QUEUE\_13\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.89 QUEUE\_13\_C Register (offset = 20D8h) [reset = 0h]

QUEUE\_13\_C is shown in Figure 16-365 and described in Table 16-379.

| Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   | Figure 16-365. QUEUE_13_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-379. QUEUE\_13\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.90 QUEUE\_13\_D Register (offset = 20DCh) [reset = 0h]

QUEUE\_13\_D is shown in Figure 16-366 and described in Table 16-380.

| Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   | Figure 16-366. QUEUE_13_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-380. QUEUE\_13\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.91 QUEUE\_14\_A Register (offset = 20E0h) [reset = 0h]

QUEUE\_14\_A is shown in Figure 16-367 and described in Table 16-381.

## Figure 16-367. QUEUE\_14\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-381. QUEUE\_14\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.92 QUEUE\_14\_B Register (offset = 20E4h) [reset = 0h]

QUEUE\_14\_B is shown in Figure 16-368 and described in Table 16-382.

## Figure 16-368. QUEUE\_14\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-382. QUEUE\_14\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.93 QUEUE\_14\_C Register (offset = 20E8h) [reset = 0h]

QUEUE\_14\_C is shown in Figure 16-369 and described in Table 16-383.

| Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   | Figure 16-369. QUEUE_14_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-383. QUEUE\_14\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.94 QUEUE\_14\_D Register (offset = 20ECh) [reset = 0h]

QUEUE\_14\_D is shown in Figure 16-370 and described in Table 16-384.

| Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   | Figure 16-370. QUEUE_14_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-384. QUEUE\_14\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.95 QUEUE\_15\_A Register (offset = 20F0h) [reset = 0h]

QUEUE\_15\_A is shown in Figure 16-371 and described in Table 16-385.

## Figure 16-371. QUEUE\_15\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-385. QUEUE\_15\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.96 QUEUE\_15\_B Register (offset = 20F4h) [reset = 0h]

QUEUE\_15\_B is shown in Figure 16-372 and described in Table 16-386.

## Figure 16-372. QUEUE\_15\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-386. QUEUE\_15\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.97 QUEUE\_15\_C Register (offset = 20F8h) [reset = 0h]

QUEUE\_15\_C is shown in Figure 16-373 and described in Table 16-387.

| Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   | Figure 16-373. QUEUE_15_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-387. QUEUE\_15\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.98 QUEUE\_15\_D Register (offset = 20FCh) [reset = 0h]

QUEUE\_15\_D is shown in Figure 16-374 and described in Table 16-388.

| Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   | Figure 16-374. QUEUE_15_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-388. QUEUE\_15\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.99 QUEUE\_16\_A Register (offset = 2100h) [reset = 0h]

QUEUE\_16\_A is shown in Figure 16-375 and described in Table 16-389.

## Figure 16-375. QUEUE\_16\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-389. QUEUE\_16\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.100 QUEUE\_16\_B Register (offset = 2104h) [reset = 0h]

QUEUE\_16\_B is shown in Figure 16-376 and described in Table 16-390.

## Figure 16-376. QUEUE\_16\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-390. QUEUE\_16\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.101 QUEUE\_16\_C Register (offset = 2108h) [reset = 0h]

QUEUE\_16\_C is shown in Figure 16-377 and described in Table 16-391.

| Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   | Figure 16-377. QUEUE_16_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-391. QUEUE\_16\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.102 QUEUE\_16\_D Register (offset = 210Ch) [reset = 0h]

QUEUE\_16\_D is shown in Figure 16-378 and described in Table 16-392.

| Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   | Figure 16-378. QUEUE_16_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-392. QUEUE\_16\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.103 QUEUE\_17\_A Register (offset = 2110h) [reset = 0h]

QUEUE\_17\_A is shown in Figure 16-379 and described in Table 16-393.

## Figure 16-379. QUEUE\_17\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-393. QUEUE\_17\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.104 QUEUE\_17\_B Register (offset = 2114h) [reset = 0h]

QUEUE\_17\_B is shown in Figure 16-380 and described in Table 16-394.

## Figure 16-380. QUEUE\_17\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-394. QUEUE\_17\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.105 QUEUE\_17\_C Register (offset = 2118h) [reset = 0h]

QUEUE\_17\_C is shown in Figure 16-381 and described in Table 16-395.

| Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   | Figure 16-381. QUEUE_17_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-395. QUEUE\_17\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.106 QUEUE\_17\_D Register (offset = 211Ch) [reset = 0h]

QUEUE\_17\_D is shown in Figure 16-382 and described in Table 16-396.

| Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   | Figure 16-382. QUEUE_17_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-396. QUEUE\_17\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.107 QUEUE\_18\_A Register (offset = 2120h) [reset = 0h]

QUEUE\_18\_A is shown in Figure 16-383 and described in Table 16-397.

## Figure 16-383. QUEUE\_18\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-397. QUEUE\_18\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.108 QUEUE\_18\_B Register (offset = 2124h) [reset = 0h]

QUEUE\_18\_B is shown in Figure 16-384 and described in Table 16-398.

## Figure 16-384. QUEUE\_18\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-398. QUEUE\_18\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.109 QUEUE\_18\_C Register (offset = 2128h) [reset = 0h]

QUEUE\_18\_C is shown in Figure 16-385 and described in Table 16-399.

| Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   | Figure 16-385. QUEUE_18_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-399. QUEUE\_18\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.110 QUEUE\_18\_D Register (offset = 212Ch) [reset = 0h]

QUEUE\_18\_D is shown in Figure 16-386 and described in Table 16-400.

| Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   | Figure 16-386. QUEUE_18_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-400. QUEUE\_18\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.111 QUEUE\_19\_A Register (offset = 2130h) [reset = 0h]

QUEUE\_19\_A is shown in Figure 16-387 and described in Table 16-401.

## Figure 16-387. QUEUE\_19\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-401. QUEUE\_19\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.112 QUEUE\_19\_B Register (offset = 2134h) [reset = 0h]

QUEUE\_19\_B is shown in Figure 16-388 and described in Table 16-402.

## Figure 16-388. QUEUE\_19\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-402. QUEUE\_19\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.113 QUEUE\_19\_C Register (offset = 2138h) [reset = 0h]

QUEUE\_19\_C is shown in Figure 16-389 and described in Table 16-403.

| Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   | Figure 16-389. QUEUE_19_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-403. QUEUE\_19\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.114 QUEUE\_19\_D Register (offset = 213Ch) [reset = 0h]

QUEUE\_19\_D is shown in Figure 16-390 and described in Table 16-404.

| Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   | Figure 16-390. QUEUE_19_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-404. QUEUE\_19\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.115 QUEUE\_20\_A Register (offset = 2140h) [reset = 0h]

QUEUE\_20\_A is shown in Figure 16-391 and described in Table 16-405.

## Figure 16-391. QUEUE\_20\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-405. QUEUE\_20\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.116 QUEUE\_20\_B Register (offset = 2144h) [reset = 0h]

QUEUE\_20\_B is shown in Figure 16-392 and described in Table 16-406.

## Figure 16-392. QUEUE\_20\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-406. QUEUE\_20\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.117 QUEUE\_20\_C Register (offset = 2148h) [reset = 0h]

QUEUE\_20\_C is shown in Figure 16-393 and described in Table 16-407.

| Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   | Figure 16-393. QUEUE_20_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-407. QUEUE\_20\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.118 QUEUE\_20\_D Register (offset = 214Ch) [reset = 0h]

QUEUE\_20\_D is shown in Figure 16-394 and described in Table 16-408.

| Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   | Figure 16-394. QUEUE_20_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-408. QUEUE\_20\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.119 QUEUE\_21\_A Register (offset = 2150h) [reset = 0h]

QUEUE\_21\_A is shown in Figure 16-395 and described in Table 16-409.

## Figure 16-395. QUEUE\_21\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-409. QUEUE\_21\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.120 QUEUE\_21\_B Register (offset = 2154h) [reset = 0h]

QUEUE\_21\_B is shown in Figure 16-396 and described in Table 16-410.

## Figure 16-396. QUEUE\_21\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-410. QUEUE\_21\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.121 QUEUE\_21\_C Register (offset = 2158h) [reset = 0h]

QUEUE\_21\_C is shown in Figure 16-397 and described in Table 16-411.

| Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   | Figure 16-397. QUEUE_21_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-411. QUEUE\_21\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.122 QUEUE\_21\_D Register (offset = 215Ch) [reset = 0h]

QUEUE\_21\_D is shown in Figure 16-398 and described in Table 16-412.

| Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   | Figure 16-398. QUEUE_21_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-412. QUEUE\_21\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.123 QUEUE\_22\_A Register (offset = 2160h) [reset = 0h]

QUEUE\_22\_A is shown in Figure 16-399 and described in Table 16-413.

## Figure 16-399. QUEUE\_22\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-413. QUEUE\_22\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.124 QUEUE\_22\_B Register (offset = 2164h) [reset = 0h]

QUEUE\_22\_B is shown in Figure 16-400 and described in Table 16-414.

## Figure 16-400. QUEUE\_22\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-414. QUEUE\_22\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.125 QUEUE\_22\_C Register (offset = 2168h) [reset = 0h]

QUEUE\_22\_C is shown in Figure 16-401 and described in Table 16-415.

| Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   | Figure 16-401. QUEUE_22_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-415. QUEUE\_22\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.126 QUEUE\_22\_D Register (offset = 216Ch) [reset = 0h]

QUEUE\_22\_D is shown in Figure 16-402 and described in Table 16-416.

| Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   | Figure 16-402. QUEUE_22_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-416. QUEUE\_22\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.127 QUEUE\_23\_A Register (offset = 2170h) [reset = 0h]

QUEUE\_23\_A is shown in Figure 16-403 and described in Table 16-417.

## Figure 16-403. QUEUE\_23\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-417. QUEUE\_23\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.128 QUEUE\_23\_B Register (offset = 2174h) [reset = 0h]

QUEUE\_23\_B is shown in Figure 16-404 and described in Table 16-418.

## Figure 16-404. QUEUE\_23\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-418. QUEUE\_23\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.129 QUEUE\_23\_C Register (offset = 2178h) [reset = 0h]

QUEUE\_23\_C is shown in Figure 16-405 and described in Table 16-419.

| Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   | Figure 16-405. QUEUE_23_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-419. QUEUE\_23\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.130 QUEUE\_23\_D Register (offset = 217Ch) [reset = 0h]

QUEUE\_23\_D is shown in Figure 16-406 and described in Table 16-420.

| Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   | Figure 16-406. QUEUE_23_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-420. QUEUE\_23\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.131 QUEUE\_24\_A Register (offset = 2180h) [reset = 0h]

QUEUE\_24\_A is shown in Figure 16-407 and described in Table 16-421.

## Figure 16-407. QUEUE\_24\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-421. QUEUE\_24\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.132 QUEUE\_24\_B Register (offset = 2184h) [reset = 0h]

QUEUE\_24\_B is shown in Figure 16-408 and described in Table 16-422.

## Figure 16-408. QUEUE\_24\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-422. QUEUE\_24\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.133 QUEUE\_24\_C Register (offset = 2188h) [reset = 0h]

QUEUE\_24\_C is shown in Figure 16-409 and described in Table 16-423.

| Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   | Figure 16-409. QUEUE_24_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-423. QUEUE\_24\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.134 QUEUE\_24\_D Register (offset = 218Ch) [reset = 0h]

QUEUE\_24\_D is shown in Figure 16-410 and described in Table 16-424.

| Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   | Figure 16-410. QUEUE_24_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-424. QUEUE\_24\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.135 QUEUE\_25\_A Register (offset = 2190h) [reset = 0h]

QUEUE\_25\_A is shown in Figure 16-411 and described in Table 16-425.

## Figure 16-411. QUEUE\_25\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-425. QUEUE\_25\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.136 QUEUE\_25\_B Register (offset = 2194h) [reset = 0h]

QUEUE\_25\_B is shown in Figure 16-412 and described in Table 16-426.

## Figure 16-412. QUEUE\_25\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-426. QUEUE\_25\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.137 QUEUE\_25\_C Register (offset = 2198h) [reset = 0h]

QUEUE\_25\_C is shown in Figure 16-413 and described in Table 16-427.

| Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   | Figure 16-413. QUEUE_25_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-427. QUEUE\_25\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.138 QUEUE\_25\_D Register (offset = 219Ch) [reset = 0h]

QUEUE\_25\_D is shown in Figure 16-414 and described in Table 16-428.

| Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   | Figure 16-414. QUEUE_25_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-428. QUEUE\_25\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.139 QUEUE\_26\_A Register (offset = 21A0h) [reset = 0h]

QUEUE\_26\_A is shown in Figure 16-415 and described in Table 16-429.

## Figure 16-415. QUEUE\_26\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-429. QUEUE\_26\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.140 QUEUE\_26\_B Register (offset = 21A4h) [reset = 0h]

QUEUE\_26\_B is shown in Figure 16-416 and described in Table 16-430.

## Figure 16-416. QUEUE\_26\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-430. QUEUE\_26\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

## 16.4.7.141 QUEUE\_26\_C Register (offset = 21A8h) [reset = 0h]

QUEUE\_26\_C is shown in Figure 16-417 and described in Table 16-431.

| Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   | Figure 16-417. QUEUE_26_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-431. QUEUE\_26\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.142 QUEUE\_26\_D Register (offset = 21ACh) [reset = 0h]

QUEUE\_26\_D is shown in Figure 16-418 and described in Table 16-432.

| Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   | Figure 16-418. QUEUE_26_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-432. QUEUE\_26\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.143 QUEUE\_27\_A Register (offset = 21B0h) [reset = 0h]

QUEUE\_27\_A is shown in Figure 16-419 and described in Table 16-433.

## Figure 16-419. QUEUE\_27\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-433. QUEUE\_27\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.144 QUEUE\_27\_B Register (offset = 21B4h) [reset = 0h]

QUEUE\_27\_B is shown in Figure 16-420 and described in Table 16-434.

## Figure 16-420. QUEUE\_27\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-434. QUEUE\_27\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.145 QUEUE\_27\_C Register (offset = 21B8h) [reset = 0h]

QUEUE\_27\_C is shown in Figure 16-421 and described in Table 16-435.

| Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   | Figure 16-421. QUEUE_27_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-435. QUEUE\_27\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.146 QUEUE\_27\_D Register (offset = 21BCh) [reset = 0h]

QUEUE\_27\_D is shown in Figure 16-422 and described in Table 16-436.

| Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   | Figure 16-422. QUEUE_27_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-436. QUEUE\_27\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.147 QUEUE\_28\_A Register (offset = 21C0h) [reset = 0h]

QUEUE\_28\_A is shown in Figure 16-423 and described in Table 16-437.

## Figure 16-423. QUEUE\_28\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-437. QUEUE\_28\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.148 QUEUE\_28\_B Register (offset = 21C4h) [reset = 0h]

QUEUE\_28\_B is shown in Figure 16-424 and described in Table 16-438.

## Figure 16-424. QUEUE\_28\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-438. QUEUE\_28\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.149 QUEUE\_28\_C Register (offset = 21C8h) [reset = 0h]

QUEUE\_28\_C is shown in Figure 16-425 and described in Table 16-439.

| Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   | Figure 16-425. QUEUE_28_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-439. QUEUE\_28\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.150 QUEUE\_28\_D Register (offset = 21CCh) [reset = 0h]

QUEUE\_28\_D is shown in Figure 16-426 and described in Table 16-440.

| Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   | Figure 16-426. QUEUE_28_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-440. QUEUE\_28\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

## 16.4.7.151 QUEUE\_29\_A Register (offset = 21D0h) [reset = 0h]

QUEUE\_29\_A is shown in Figure 16-427 and described in Table 16-441.

## Figure 16-427. QUEUE\_29\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-441. QUEUE\_29\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.152 QUEUE\_29\_B Register (offset = 21D4h) [reset = 0h]

QUEUE\_29\_B is shown in Figure 16-428 and described in Table 16-442.

## Figure 16-428. QUEUE\_29\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-442. QUEUE\_29\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.153 QUEUE\_29\_C Register (offset = 21D8h) [reset = 0h]

QUEUE\_29\_C is shown in Figure 16-429 and described in Table 16-443.

| Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   | Figure 16-429. QUEUE_29_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-443. QUEUE\_29\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.154 QUEUE\_29\_D Register (offset = 21DCh) [reset = 0h]

QUEUE\_29\_D is shown in Figure 16-430 and described in Table 16-444.

| Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   | Figure 16-430. QUEUE_29_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-444. QUEUE\_29\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.155 QUEUE\_30\_A Register (offset = 21E0h) [reset = 0h]

QUEUE\_30\_A is shown in Figure 16-431 and described in Table 16-445.

## Figure 16-431. QUEUE\_30\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-445. QUEUE\_30\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.156 QUEUE\_30\_B Register (offset = 21E4h) [reset = 0h]

QUEUE\_30\_B is shown in Figure 16-432 and described in Table 16-446.

## Figure 16-432. QUEUE\_30\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-446. QUEUE\_30\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.157 QUEUE\_30\_C Register (offset = 21E8h) [reset = 0h]

QUEUE\_30\_C is shown in Figure 16-433 and described in Table 16-447.

| Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   | Figure 16-433. QUEUE_30_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-447. QUEUE\_30\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.158 QUEUE\_30\_D Register (offset = 21ECh) [reset = 0h]

QUEUE\_30\_D is shown in Figure 16-434 and described in Table 16-448.

| Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   | Figure 16-434. QUEUE_30_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-448. QUEUE\_30\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.159 QUEUE\_31\_A Register (offset = 21F0h) [reset = 0h]

QUEUE\_31\_A is shown in Figure 16-435 and described in Table 16-449.

## Figure 16-435. QUEUE\_31\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-449. QUEUE\_31\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.160 QUEUE\_31\_B Register (offset = 21F4h) [reset = 0h]

QUEUE\_31\_B is shown in Figure 16-436 and described in Table 16-450.

## Figure 16-436. QUEUE\_31\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-450. QUEUE\_31\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.161 QUEUE\_31\_C Register (offset = 21F8h) [reset = 0h]

QUEUE\_31\_C is shown in Figure 16-437 and described in Table 16-451.

| Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   | Figure 16-437. QUEUE_31_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-451. QUEUE\_31\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.162 QUEUE\_31\_D Register (offset = 21FCh) [reset = 0h]

QUEUE\_31\_D is shown in Figure 16-438 and described in Table 16-452.

| Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   | Figure 16-438. QUEUE_31_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-452. QUEUE\_31\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.163 QUEUE\_32\_A Register (offset = 2200h) [reset = 0h]

QUEUE\_32\_A is shown in Figure 16-439 and described in Table 16-453.

## Figure 16-439. QUEUE\_32\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-453. QUEUE\_32\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.164 QUEUE\_32\_B Register (offset = 2204h) [reset = 0h]

QUEUE\_32\_B is shown in Figure 16-440 and described in Table 16-454.

## Figure 16-440. QUEUE\_32\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-454. QUEUE\_32\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.165 QUEUE\_32\_C Register (offset = 2208h) [reset = 0h]

QUEUE\_32\_C is shown in Figure 16-441 and described in Table 16-455.

| Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   | Figure 16-441. QUEUE_32_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-455. QUEUE\_32\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.166 QUEUE\_32\_D Register (offset = 220Ch) [reset = 0h]

QUEUE\_32\_D is shown in Figure 16-442 and described in Table 16-456.

| Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   | Figure 16-442. QUEUE_32_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-456. QUEUE\_32\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.167 QUEUE\_33\_A Register (offset = 2210h) [reset = 0h]

QUEUE\_33\_A is shown in Figure 16-443 and described in Table 16-457.

## Figure 16-443. QUEUE\_33\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-457. QUEUE\_33\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.168 QUEUE\_33\_B Register (offset = 2214h) [reset = 0h]

QUEUE\_33\_B is shown in Figure 16-444 and described in Table 16-458.

## Figure 16-444. QUEUE\_33\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-458. QUEUE\_33\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.169 QUEUE\_33\_C Register (offset = 2218h) [reset = 0h]

QUEUE\_33\_C is shown in Figure 16-445 and described in Table 16-459.

| Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   | Figure 16-445. QUEUE_33_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-459. QUEUE\_33\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.170 QUEUE\_33\_D Register (offset = 221Ch) [reset = 0h]

QUEUE\_33\_D is shown in Figure 16-446 and described in Table 16-460.

| Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   | Figure 16-446. QUEUE_33_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-460. QUEUE\_33\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.171 QUEUE\_34\_A Register (offset = 2220h) [reset = 0h]

QUEUE\_34\_A is shown in Figure 16-447 and described in Table 16-461.

## Figure 16-447. QUEUE\_34\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-461. QUEUE\_34\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.172 QUEUE\_34\_B Register (offset = 2224h) [reset = 0h]

QUEUE\_34\_B is shown in Figure 16-448 and described in Table 16-462.

## Figure 16-448. QUEUE\_34\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-462. QUEUE\_34\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.173 QUEUE\_34\_C Register (offset = 2228h) [reset = 0h]

QUEUE\_34\_C is shown in Figure 16-449 and described in Table 16-463.

| Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   | Figure 16-449. QUEUE_34_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-463. QUEUE\_34\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.174 QUEUE\_34\_D Register (offset = 222Ch) [reset = 0h]

QUEUE\_34\_D is shown in Figure 16-450 and described in Table 16-464.

| Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   | Figure 16-450. QUEUE_34_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-464. QUEUE\_34\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.175 QUEUE\_35\_A Register (offset = 2230h) [reset = 0h]

QUEUE\_35\_A is shown in Figure 16-451 and described in Table 16-465.

## Figure 16-451. QUEUE\_35\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-465. QUEUE\_35\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.176 QUEUE\_35\_B Register (offset = 2234h) [reset = 0h]

QUEUE\_35\_B is shown in Figure 16-452 and described in Table 16-466.

## Figure 16-452. QUEUE\_35\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-466. QUEUE\_35\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.177 QUEUE\_35\_C Register (offset = 2238h) [reset = 0h]

QUEUE\_35\_C is shown in Figure 16-453 and described in Table 16-467.

| Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   | Figure 16-453. QUEUE_35_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-467. QUEUE\_35\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.178 QUEUE\_35\_D Register (offset = 223Ch) [reset = 0h]

QUEUE\_35\_D is shown in Figure 16-454 and described in Table 16-468.

| Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   | Figure 16-454. QUEUE_35_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-468. QUEUE\_35\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.179 QUEUE\_36\_A Register (offset = 2240h) [reset = 0h]

QUEUE\_36\_A is shown in Figure 16-455 and described in Table 16-469.

## Figure 16-455. QUEUE\_36\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-469. QUEUE\_36\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.180 QUEUE\_36\_B Register (offset = 2244h) [reset = 0h]

QUEUE\_36\_B is shown in Figure 16-456 and described in Table 16-470.

## Figure 16-456. QUEUE\_36\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-470. QUEUE\_36\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

## 16.4.7.181 QUEUE\_36\_C Register (offset = 2248h) [reset = 0h]

QUEUE\_36\_C is shown in Figure 16-457 and described in Table 16-471.

| Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   | Figure 16-457. QUEUE_36_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-471. QUEUE\_36\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.182 QUEUE\_36\_D Register (offset = 224Ch) [reset = 0h]

QUEUE\_36\_D is shown in Figure 16-458 and described in Table 16-472.

| Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   | Figure 16-458. QUEUE_36_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-472. QUEUE\_36\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.183 QUEUE\_37\_A Register (offset = 2250h) [reset = 0h]

QUEUE\_37\_A is shown in Figure 16-459 and described in Table 16-473.

## Figure 16-459. QUEUE\_37\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-473. QUEUE\_37\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.184 QUEUE\_37\_B Register (offset = 2254h) [reset = 0h]

QUEUE\_37\_B is shown in Figure 16-460 and described in Table 16-474.

## Figure 16-460. QUEUE\_37\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-474. QUEUE\_37\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.185 QUEUE\_37\_C Register (offset = 2258h) [reset = 0h]

QUEUE\_37\_C is shown in Figure 16-461 and described in Table 16-475.

| Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   | Figure 16-461. QUEUE_37_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-475. QUEUE\_37\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.186 QUEUE\_37\_D Register (offset = 225Ch) [reset = 0h]

QUEUE\_37\_D is shown in Figure 16-462 and described in Table 16-476.

| Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   | Figure 16-462. QUEUE_37_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-476. QUEUE\_37\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.187 QUEUE\_38\_A Register (offset = 2260h) [reset = 0h]

QUEUE\_38\_A is shown in Figure 16-463 and described in Table 16-477.

## Figure 16-463. QUEUE\_38\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-477. QUEUE\_38\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.188 QUEUE\_38\_B Register (offset = 2264h) [reset = 0h]

QUEUE\_38\_B is shown in Figure 16-464 and described in Table 16-478.

## Figure 16-464. QUEUE\_38\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-478. QUEUE\_38\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.189 QUEUE\_38\_C Register (offset = 2268h) [reset = 0h]

QUEUE\_38\_C is shown in Figure 16-465 and described in Table 16-479.

| Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   | Figure 16-465. QUEUE_38_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-479. QUEUE\_38\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.190 QUEUE\_38\_D Register (offset = 226Ch) [reset = 0h]

QUEUE\_38\_D is shown in Figure 16-466 and described in Table 16-480.

| Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   | Figure 16-466. QUEUE_38_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-480. QUEUE\_38\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.191 QUEUE\_39\_A Register (offset = 2270h) [reset = 0h]

QUEUE\_39\_A is shown in Figure 16-467 and described in Table 16-481.

## Figure 16-467. QUEUE\_39\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-481. QUEUE\_39\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.192 QUEUE\_39\_B Register (offset = 2274h) [reset = 0h]

QUEUE\_39\_B is shown in Figure 16-468 and described in Table 16-482.

## Figure 16-468. QUEUE\_39\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-482. QUEUE\_39\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.193 QUEUE\_39\_C Register (offset = 2278h) [reset = 0h]

QUEUE\_39\_C is shown in Figure 16-469 and described in Table 16-483.

| Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   | Figure 16-469. QUEUE_39_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-483. QUEUE\_39\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.194 QUEUE\_39\_D Register (offset = 227Ch) [reset = 0h]

QUEUE\_39\_D is shown in Figure 16-470 and described in Table 16-484.

| Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   | Figure 16-470. QUEUE_39_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-484. QUEUE\_39\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.195 QUEUE\_40\_A Register (offset = 2280h) [reset = 0h]

QUEUE\_40\_A is shown in Figure 16-471 and described in Table 16-485.

## Figure 16-471. QUEUE\_40\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-485. QUEUE\_40\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.196 QUEUE\_40\_B Register (offset = 2284h) [reset = 0h]

QUEUE\_40\_B is shown in Figure 16-472 and described in Table 16-486.

## Figure 16-472. QUEUE\_40\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-486. QUEUE\_40\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.197 QUEUE\_40\_C Register (offset = 2288h) [reset = 0h]

QUEUE\_40\_C is shown in Figure 16-473 and described in Table 16-487.

| Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   | Figure 16-473. QUEUE_40_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-487. QUEUE\_40\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.198 QUEUE\_40\_D Register (offset = 228Ch) [reset = 0h]

QUEUE\_40\_D is shown in Figure 16-474 and described in Table 16-488.

| Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   | Figure 16-474. QUEUE_40_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-488. QUEUE\_40\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.199 QUEUE\_41\_A Register (offset = 2290h) [reset = 0h]

QUEUE\_41\_A is shown in Figure 16-475 and described in Table 16-489.

## Figure 16-475. QUEUE\_41\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-489. QUEUE\_41\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.200 QUEUE\_41\_B Register (offset = 2294h) [reset = 0h]

QUEUE\_41\_B is shown in Figure 16-476 and described in Table 16-490.

## Figure 16-476. QUEUE\_41\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-490. QUEUE\_41\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

## 16.4.7.201 QUEUE\_41\_C Register (offset = 2298h) [reset = 0h]

QUEUE\_41\_C is shown in Figure 16-477 and described in Table 16-491.

| Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   | Figure 16-477. QUEUE_41_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-491. QUEUE\_41\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.202 QUEUE\_41\_D Register (offset = 229Ch) [reset = 0h]

QUEUE\_41\_D is shown in Figure 16-478 and described in Table 16-492.

| Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   | Figure 16-478. QUEUE_41_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-492. QUEUE\_41\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.203 QUEUE\_42\_A Register (offset = 22A0h) [reset = 0h]

QUEUE\_42\_A is shown in Figure 16-479 and described in Table 16-493.

## Figure 16-479. QUEUE\_42\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-493. QUEUE\_42\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.204 QUEUE\_42\_B Register (offset = 22A4h) [reset = 0h]

QUEUE\_42\_B is shown in Figure 16-480 and described in Table 16-494.

## Figure 16-480. QUEUE\_42\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-494. QUEUE\_42\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.205 QUEUE\_42\_C Register (offset = 22A8h) [reset = 0h]

QUEUE\_42\_C is shown in Figure 16-481 and described in Table 16-495.

| Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   | Figure 16-481. QUEUE_42_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-495. QUEUE\_42\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.206 QUEUE\_42\_D Register (offset = 22ACh) [reset = 0h]

QUEUE\_42\_D is shown in Figure 16-482 and described in Table 16-496.

| Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   | Figure 16-482. QUEUE_42_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-496. QUEUE\_42\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.207 QUEUE\_43\_A Register (offset = 22B0h) [reset = 0h]

QUEUE\_43\_A is shown in Figure 16-483 and described in Table 16-497.

## Figure 16-483. QUEUE\_43\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-497. QUEUE\_43\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.208 QUEUE\_43\_B Register (offset = 22B4h) [reset = 0h]

QUEUE\_43\_B is shown in Figure 16-484 and described in Table 16-498.

## Figure 16-484. QUEUE\_43\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-498. QUEUE\_43\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.209 QUEUE\_43\_C Register (offset = 22B8h) [reset = 0h]

QUEUE\_43\_C is shown in Figure 16-485 and described in Table 16-499.

| Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   | Figure 16-485. QUEUE_43_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-499. QUEUE\_43\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.210 QUEUE\_43\_D Register (offset = 22BCh) [reset = 0h]

QUEUE\_43\_D is shown in Figure 16-486 and described in Table 16-500.

| Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   | Figure 16-486. QUEUE_43_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-500. QUEUE\_43\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

## 16.4.7.211 QUEUE\_44\_A Register (offset = 22C0h) [reset = 0h]

QUEUE\_44\_A is shown in Figure 16-487 and described in Table 16-501.

## Figure 16-487. QUEUE\_44\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-501. QUEUE\_44\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.212 QUEUE\_44\_B Register (offset = 22C4h) [reset = 0h]

QUEUE\_44\_B is shown in Figure 16-488 and described in Table 16-502.

## Figure 16-488. QUEUE\_44\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-502. QUEUE\_44\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.213 QUEUE\_44\_C Register (offset = 22C8h) [reset = 0h]

QUEUE\_44\_C is shown in Figure 16-489 and described in Table 16-503.

| Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   | Figure 16-489. QUEUE_44_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-503. QUEUE\_44\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.214 QUEUE\_44\_D Register (offset = 22CCh) [reset = 0h]

QUEUE\_44\_D is shown in Figure 16-490 and described in Table 16-504.

| Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   | Figure 16-490. QUEUE_44_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-504. QUEUE\_44\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.215 QUEUE\_45\_A Register (offset = 22D0h) [reset = 0h]

QUEUE\_45\_A is shown in Figure 16-491 and described in Table 16-505.

## Figure 16-491. QUEUE\_45\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-505. QUEUE\_45\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.216 QUEUE\_45\_B Register (offset = 22D4h) [reset = 0h]

QUEUE\_45\_B is shown in Figure 16-492 and described in Table 16-506.

## Figure 16-492. QUEUE\_45\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-506. QUEUE\_45\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.217 QUEUE\_45\_C Register (offset = 22D8h) [reset = 0h]

QUEUE\_45\_C is shown in Figure 16-493 and described in Table 16-507.

| Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   | Figure 16-493. QUEUE_45_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-507. QUEUE\_45\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.218 QUEUE\_45\_D Register (offset = 22DCh) [reset = 0h]

QUEUE\_45\_D is shown in Figure 16-494 and described in Table 16-508.

| Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   | Figure 16-494. QUEUE_45_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-508. QUEUE\_45\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.219 QUEUE\_46\_A Register (offset = 22E0h) [reset = 0h]

QUEUE\_46\_A is shown in Figure 16-495 and described in Table 16-509.

## Figure 16-495. QUEUE\_46\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-509. QUEUE\_46\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.220 QUEUE\_46\_B Register (offset = 22E4h) [reset = 0h]

QUEUE\_46\_B is shown in Figure 16-496 and described in Table 16-510.

## Figure 16-496. QUEUE\_46\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-510. QUEUE\_46\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.221 QUEUE\_46\_C Register (offset = 22E8h) [reset = 0h]

QUEUE\_46\_C is shown in Figure 16-497 and described in Table 16-511.

| Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   | Figure 16-497. QUEUE_46_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-511. QUEUE\_46\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.222 QUEUE\_46\_D Register (offset = 22ECh) [reset = 0h]

QUEUE\_46\_D is shown in Figure 16-498 and described in Table 16-512.

| Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   | Figure 16-498. QUEUE_46_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-512. QUEUE\_46\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.223 QUEUE\_47\_A Register (offset = 22F0h) [reset = 0h]

QUEUE\_47\_A is shown in Figure 16-499 and described in Table 16-513.

## Figure 16-499. QUEUE\_47\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-513. QUEUE\_47\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.224 QUEUE\_47\_B Register (offset = 22F4h) [reset = 0h]

QUEUE\_47\_B is shown in Figure 16-500 and described in Table 16-514.

## Figure 16-500. QUEUE\_47\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-514. QUEUE\_47\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.225 QUEUE\_47\_C Register (offset = 22F8h) [reset = 0h]

QUEUE\_47\_C is shown in Figure 16-501 and described in Table 16-515.

| Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   | Figure 16-501. QUEUE_47_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-515. QUEUE\_47\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.226 QUEUE\_47\_D Register (offset = 22FCh) [reset = 0h]

QUEUE\_47\_D is shown in Figure 16-502 and described in Table 16-516.

| Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   | Figure 16-502. QUEUE_47_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-516. QUEUE\_47\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.227 QUEUE\_48\_A Register (offset = 2300h) [reset = 0h]

QUEUE\_48\_A is shown in Figure 16-503 and described in Table 16-517.

## Figure 16-503. QUEUE\_48\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-517. QUEUE\_48\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.228 QUEUE\_48\_B Register (offset = 2304h) [reset = 0h]

QUEUE\_48\_B is shown in Figure 16-504 and described in Table 16-518.

## Figure 16-504. QUEUE\_48\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-518. QUEUE\_48\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.229 QUEUE\_48\_C Register (offset = 2308h) [reset = 0h]

QUEUE\_48\_C is shown in Figure 16-505 and described in Table 16-519.

| Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   | Figure 16-505. QUEUE_48_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-519. QUEUE\_48\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.230 QUEUE\_48\_D Register (offset = 230Ch) [reset = 0h]

QUEUE\_48\_D is shown in Figure 16-506 and described in Table 16-520.

| Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   | Figure 16-506. QUEUE_48_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-520. QUEUE\_48\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.231 QUEUE\_49\_A Register (offset = 2310h) [reset = 0h]

QUEUE\_49\_A is shown in Figure 16-507 and described in Table 16-521.

## Figure 16-507. QUEUE\_49\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-521. QUEUE\_49\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.232 QUEUE\_49\_B Register (offset = 2314h) [reset = 0h]

QUEUE\_49\_B is shown in Figure 16-508 and described in Table 16-522.

## Figure 16-508. QUEUE\_49\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-522. QUEUE\_49\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.233 QUEUE\_49\_C Register (offset = 2318h) [reset = 0h]

QUEUE\_49\_C is shown in Figure 16-509 and described in Table 16-523.

| Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   | Figure 16-509. QUEUE_49_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-523. QUEUE\_49\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.234 QUEUE\_49\_D Register (offset = 231Ch) [reset = 0h]

QUEUE\_49\_D is shown in Figure 16-510 and described in Table 16-524.

| Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   | Figure 16-510. QUEUE_49_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-524. QUEUE\_49\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.235 QUEUE\_50\_A Register (offset = 2320h) [reset = 0h]

QUEUE\_50\_A is shown in Figure 16-511 and described in Table 16-525.

## Figure 16-511. QUEUE\_50\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-525. QUEUE\_50\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.236 QUEUE\_50\_B Register (offset = 2324h) [reset = 0h]

QUEUE\_50\_B is shown in Figure 16-512 and described in Table 16-526.

## Figure 16-512. QUEUE\_50\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-526. QUEUE\_50\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.237 QUEUE\_50\_C Register (offset = 2328h) [reset = 0h]

QUEUE\_50\_C is shown in Figure 16-513 and described in Table 16-527.

| Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   | Figure 16-513. QUEUE_50_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-527. QUEUE\_50\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.238 QUEUE\_50\_D Register (offset = 232Ch) [reset = 0h]

QUEUE\_50\_D is shown in Figure 16-514 and described in Table 16-528.

| Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   | Figure 16-514. QUEUE_50_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-528. QUEUE\_50\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.239 QUEUE\_51\_A Register (offset = 2330h) [reset = 0h]

QUEUE\_51\_A is shown in Figure 16-515 and described in Table 16-529.

## Figure 16-515. QUEUE\_51\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-529. QUEUE\_51\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.240 QUEUE\_51\_B Register (offset = 2334h) [reset = 0h]

QUEUE\_51\_B is shown in Figure 16-516 and described in Table 16-530.

## Figure 16-516. QUEUE\_51\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-530. QUEUE\_51\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.241 QUEUE\_51\_C Register (offset = 2338h) [reset = 0h]

QUEUE\_51\_C is shown in Figure 16-517 and described in Table 16-531.

| Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   | Figure 16-517. QUEUE_51_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-531. QUEUE\_51\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.242 QUEUE\_51\_D Register (offset = 233Ch) [reset = 0h]

QUEUE\_51\_D is shown in Figure 16-518 and described in Table 16-532.

| Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   | Figure 16-518. QUEUE_51_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-532. QUEUE\_51\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.243 QUEUE\_52\_A Register (offset = 2340h) [reset = 0h]

QUEUE\_52\_A is shown in Figure 16-519 and described in Table 16-533.

## Figure 16-519. QUEUE\_52\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-533. QUEUE\_52\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.244 QUEUE\_52\_B Register (offset = 2344h) [reset = 0h]

QUEUE\_52\_B is shown in Figure 16-520 and described in Table 16-534.

## Figure 16-520. QUEUE\_52\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-534. QUEUE\_52\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.245 QUEUE\_52\_C Register (offset = 2348h) [reset = 0h]

QUEUE\_52\_C is shown in Figure 16-521 and described in Table 16-535.

| Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   | Figure 16-521. QUEUE_52_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-535. QUEUE\_52\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.246 QUEUE\_52\_D Register (offset = 234Ch) [reset = 0h]

QUEUE\_52\_D is shown in Figure 16-522 and described in Table 16-536.

| Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   | Figure 16-522. QUEUE_52_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-536. QUEUE\_52\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.247 QUEUE\_53\_A Register (offset = 2350h) [reset = 0h]

QUEUE\_53\_A is shown in Figure 16-523 and described in Table 16-537.

## Figure 16-523. QUEUE\_53\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-537. QUEUE\_53\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.248 QUEUE\_53\_B Register (offset = 2354h) [reset = 0h]

QUEUE\_53\_B is shown in Figure 16-524 and described in Table 16-538.

## Figure 16-524. QUEUE\_53\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-538. QUEUE\_53\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.249 QUEUE\_53\_C Register (offset = 2358h) [reset = 0h]

QUEUE\_53\_C is shown in Figure 16-525 and described in Table 16-539.

| Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   | Figure 16-525. QUEUE_53_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-539. QUEUE\_53\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.250 QUEUE\_53\_D Register (offset = 235Ch) [reset = 0h]

QUEUE\_53\_D is shown in Figure 16-526 and described in Table 16-540.

| Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   | Figure 16-526. QUEUE_53_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-540. QUEUE\_53\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.251 QUEUE\_54\_A Register (offset = 2360h) [reset = 0h]

QUEUE\_54\_A is shown in Figure 16-527 and described in Table 16-541.

## Figure 16-527. QUEUE\_54\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-541. QUEUE\_54\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.252 QUEUE\_54\_B Register (offset = 2364h) [reset = 0h]

QUEUE\_54\_B is shown in Figure 16-528 and described in Table 16-542.

## Figure 16-528. QUEUE\_54\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-542. QUEUE\_54\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.253 QUEUE\_54\_C Register (offset = 2368h) [reset = 0h]

QUEUE\_54\_C is shown in Figure 16-529 and described in Table 16-543.

| Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   | Figure 16-529. QUEUE_54_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-543. QUEUE\_54\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.254 QUEUE\_54\_D Register (offset = 236Ch) [reset = 0h]

QUEUE\_54\_D is shown in Figure 16-530 and described in Table 16-544.

| Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   | Figure 16-530. QUEUE_54_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-544. QUEUE\_54\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.255 QUEUE\_55\_A Register (offset = 2370h) [reset = 0h]

QUEUE\_55\_A is shown in Figure 16-531 and described in Table 16-545.

## Figure 16-531. QUEUE\_55\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-545. QUEUE\_55\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.256 QUEUE\_55\_B Register (offset = 2374h) [reset = 0h]

QUEUE\_55\_B is shown in Figure 16-532 and described in Table 16-546.

## Figure 16-532. QUEUE\_55\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-546. QUEUE\_55\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.257 QUEUE\_55\_C Register (offset = 2378h) [reset = 0h]

QUEUE\_55\_C is shown in Figure 16-533 and described in Table 16-547.

| Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   | Figure 16-533. QUEUE_55_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-547. QUEUE\_55\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.258 QUEUE\_55\_D Register (offset = 237Ch) [reset = 0h]

QUEUE\_55\_D is shown in Figure 16-534 and described in Table 16-548.

| Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   | Figure 16-534. QUEUE_55_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-548. QUEUE\_55\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.259 QUEUE\_56\_A Register (offset = 2380h) [reset = 0h]

QUEUE\_56\_A is shown in Figure 16-535 and described in Table 16-549.

## Figure 16-535. QUEUE\_56\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-549. QUEUE\_56\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.260 QUEUE\_56\_B Register (offset = 2384h) [reset = 0h]

QUEUE\_56\_B is shown in Figure 16-536 and described in Table 16-550.

## Figure 16-536. QUEUE\_56\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-550. QUEUE\_56\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.261 QUEUE\_56\_C Register (offset = 2388h) [reset = 0h]

QUEUE\_56\_C is shown in Figure 16-537 and described in Table 16-551.

| Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   | Figure 16-537. QUEUE_56_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-551. QUEUE\_56\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.262 QUEUE\_56\_D Register (offset = 238Ch) [reset = 0h]

QUEUE\_56\_D is shown in Figure 16-538 and described in Table 16-552.

| Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   | Figure 16-538. QUEUE_56_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-552. QUEUE\_56\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.263 QUEUE\_57\_A Register (offset = 2390h) [reset = 0h]

QUEUE\_57\_A is shown in Figure 16-539 and described in Table 16-553.

## Figure 16-539. QUEUE\_57\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-553. QUEUE\_57\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.264 QUEUE\_57\_B Register (offset = 2394h) [reset = 0h]

QUEUE\_57\_B is shown in Figure 16-540 and described in Table 16-554.

## Figure 16-540. QUEUE\_57\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-554. QUEUE\_57\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.265 QUEUE\_57\_C Register (offset = 2398h) [reset = 0h]

QUEUE\_57\_C is shown in Figure 16-541 and described in Table 16-555.

| Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   | Figure 16-541. QUEUE_57_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-555. QUEUE\_57\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.266 QUEUE\_57\_D Register (offset = 239Ch) [reset = 0h]

QUEUE\_57\_D is shown in Figure 16-542 and described in Table 16-556.

| Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   | Figure 16-542. QUEUE_57_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-556. QUEUE\_57\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.267 QUEUE\_58\_A Register (offset = 23A0h) [reset = 0h]

QUEUE\_58\_A is shown in Figure 16-543 and described in Table 16-557.

## Figure 16-543. QUEUE\_58\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-557. QUEUE\_58\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.268 QUEUE\_58\_B Register (offset = 23A4h) [reset = 0h]

QUEUE\_58\_B is shown in Figure 16-544 and described in Table 16-558.

## Figure 16-544. QUEUE\_58\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-558. QUEUE\_58\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.269 QUEUE\_58\_C Register (offset = 23A8h) [reset = 0h]

QUEUE\_58\_C is shown in Figure 16-545 and described in Table 16-559.

| Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   | Figure 16-545. QUEUE_58_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-559. QUEUE\_58\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.270 QUEUE\_58\_D Register (offset = 23ACh) [reset = 0h]

QUEUE\_58\_D is shown in Figure 16-546 and described in Table 16-560.

| Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   | Figure 16-546. QUEUE_58_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-560. QUEUE\_58\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.271 QUEUE\_59\_A Register (offset = 23B0h) [reset = 0h]

QUEUE\_59\_A is shown in Figure 16-547 and described in Table 16-561.

## Figure 16-547. QUEUE\_59\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-561. QUEUE\_59\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.272 QUEUE\_59\_B Register (offset = 23B4h) [reset = 0h]

QUEUE\_59\_B is shown in Figure 16-548 and described in Table 16-562.

## Figure 16-548. QUEUE\_59\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-562. QUEUE\_59\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.273 QUEUE\_59\_C Register (offset = 23B8h) [reset = 0h]

QUEUE\_59\_C is shown in Figure 16-549 and described in Table 16-563.

| Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   | Figure 16-549. QUEUE_59_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-563. QUEUE\_59\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.274 QUEUE\_59\_D Register (offset = 23BCh) [reset = 0h]

QUEUE\_59\_D is shown in Figure 16-550 and described in Table 16-564.

| Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   | Figure 16-550. QUEUE_59_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-564. QUEUE\_59\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.275 QUEUE\_60\_A Register (offset = 23C0h) [reset = 0h]

QUEUE\_60\_A is shown in Figure 16-551 and described in Table 16-565.

## Figure 16-551. QUEUE\_60\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-565. QUEUE\_60\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.276 QUEUE\_60\_B Register (offset = 23C4h) [reset = 0h]

QUEUE\_60\_B is shown in Figure 16-552 and described in Table 16-566.

## Figure 16-552. QUEUE\_60\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-566. QUEUE\_60\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.277 QUEUE\_60\_C Register (offset = 23C8h) [reset = 0h]

QUEUE\_60\_C is shown in Figure 16-553 and described in Table 16-567.

| Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   | Figure 16-553. QUEUE_60_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-567. QUEUE\_60\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.278 QUEUE\_60\_D Register (offset = 23CCh) [reset = 0h]

QUEUE\_60\_D is shown in Figure 16-554 and described in Table 16-568.

| Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   | Figure 16-554. QUEUE_60_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-568. QUEUE\_60\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.279 QUEUE\_61\_A Register (offset = 23D0h) [reset = 0h]

QUEUE\_61\_A is shown in Figure 16-555 and described in Table 16-569.

## Figure 16-555. QUEUE\_61\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-569. QUEUE\_61\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.280 QUEUE\_61\_B Register (offset = 23D4h) [reset = 0h]

QUEUE\_61\_B is shown in Figure 16-556 and described in Table 16-570.

## Figure 16-556. QUEUE\_61\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-570. QUEUE\_61\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.281 QUEUE\_61\_C Register (offset = 23D8h) [reset = 0h]

QUEUE\_61\_C is shown in Figure 16-557 and described in Table 16-571.

| Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   | Figure 16-557. QUEUE_61_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-571. QUEUE\_61\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.282 QUEUE\_61\_D Register (offset = 23DCh) [reset = 0h]

QUEUE\_61\_D is shown in Figure 16-558 and described in Table 16-572.

| Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   | Figure 16-558. QUEUE_61_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-572. QUEUE\_61\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.283 QUEUE\_62\_A Register (offset = 23E0h) [reset = 0h]

QUEUE\_62\_A is shown in Figure 16-559 and described in Table 16-573.

## Figure 16-559. QUEUE\_62\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-573. QUEUE\_62\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.284 QUEUE\_62\_B Register (offset = 23E4h) [reset = 0h]

QUEUE\_62\_B is shown in Figure 16-560 and described in Table 16-574.

## Figure 16-560. QUEUE\_62\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-574. QUEUE\_62\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.285 QUEUE\_62\_C Register (offset = 23E8h) [reset = 0h]

QUEUE\_62\_C is shown in Figure 16-561 and described in Table 16-575.

| Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   | Figure 16-561. QUEUE_62_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-575. QUEUE\_62\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.286 QUEUE\_62\_D Register (offset = 23ECh) [reset = 0h]

QUEUE\_62\_D is shown in Figure 16-562 and described in Table 16-576.

| Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   | Figure 16-562. QUEUE_62_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-576. QUEUE\_62\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.287 QUEUE\_63\_A Register (offset = 23F0h) [reset = 0h]

QUEUE\_63\_A is shown in Figure 16-563 and described in Table 16-577.

## Figure 16-563. QUEUE\_63\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-577. QUEUE\_63\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.288 QUEUE\_63\_B Register (offset = 23F4h) [reset = 0h]

QUEUE\_63\_B is shown in Figure 16-564 and described in Table 16-578.

## Figure 16-564. QUEUE\_63\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-578. QUEUE\_63\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.289 QUEUE\_63\_C Register (offset = 23F8h) [reset = 0h]

QUEUE\_63\_C is shown in Figure 16-565 and described in Table 16-579.

| Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   | Figure 16-565. QUEUE_63_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-579. QUEUE\_63\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.290 QUEUE\_63\_D Register (offset = 23FCh) [reset = 0h]

QUEUE\_63\_D is shown in Figure 16-566 and described in Table 16-580.

| Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   | Figure 16-566. QUEUE_63_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-580. QUEUE\_63\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.291 QUEUE\_64\_A Register (offset = 2400h) [reset = 0h]

QUEUE\_64\_A is shown in Figure 16-567 and described in Table 16-581.

## Figure 16-567. QUEUE\_64\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-581. QUEUE\_64\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.292 QUEUE\_64\_B Register (offset = 2404h) [reset = 0h]

QUEUE\_64\_B is shown in Figure 16-568 and described in Table 16-582.

## Figure 16-568. QUEUE\_64\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-582. QUEUE\_64\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.293 QUEUE\_64\_C Register (offset = 2408h) [reset = 0h]

QUEUE\_64\_C is shown in Figure 16-569 and described in Table 16-583.

| Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   | Figure 16-569. QUEUE_64_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-583. QUEUE\_64\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.294 QUEUE\_64\_D Register (offset = 240Ch) [reset = 0h]

QUEUE\_64\_D is shown in Figure 16-570 and described in Table 16-584.

| Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   | Figure 16-570. QUEUE_64_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-584. QUEUE\_64\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.295 QUEUE\_65\_A Register (offset = 2410h) [reset = 0h]

QUEUE\_65\_A is shown in Figure 16-571 and described in Table 16-585.

## Figure 16-571. QUEUE\_65\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-585. QUEUE\_65\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.296 QUEUE\_65\_B Register (offset = 2414h) [reset = 0h]

QUEUE\_65\_B is shown in Figure 16-572 and described in Table 16-586.

## Figure 16-572. QUEUE\_65\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-586. QUEUE\_65\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.297 QUEUE\_65\_C Register (offset = 2418h) [reset = 0h]

QUEUE\_65\_C is shown in Figure 16-573 and described in Table 16-587.

| Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   | Figure 16-573. QUEUE_65_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-587. QUEUE\_65\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.298 QUEUE\_65\_D Register (offset = 241Ch) [reset = 0h]

QUEUE\_65\_D is shown in Figure 16-574 and described in Table 16-588.

| Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   | Figure 16-574. QUEUE_65_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-588. QUEUE\_65\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.299 QUEUE\_66\_A Register (offset = 2420h) [reset = 0h]

QUEUE\_66\_A is shown in Figure 16-575 and described in Table 16-589.

## Figure 16-575. QUEUE\_66\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-589. QUEUE\_66\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.300 QUEUE\_66\_B Register (offset = 2424h) [reset = 0h]

QUEUE\_66\_B is shown in Figure 16-576 and described in Table 16-590.

## Figure 16-576. QUEUE\_66\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-590. QUEUE\_66\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.301 QUEUE\_66\_C Register (offset = 2428h) [reset = 0h]

QUEUE\_66\_C is shown in Figure 16-577 and described in Table 16-591.

| Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   | Figure 16-577. QUEUE_66_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-591. QUEUE\_66\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.302 QUEUE\_66\_D Register (offset = 242Ch) [reset = 0h]

QUEUE\_66\_D is shown in Figure 16-578 and described in Table 16-592.

| Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   | Figure 16-578. QUEUE_66_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-592. QUEUE\_66\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.303 QUEUE\_67\_A Register (offset = 2430h) [reset = 0h]

QUEUE\_67\_A is shown in Figure 16-579 and described in Table 16-593.

## Figure 16-579. QUEUE\_67\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-593. QUEUE\_67\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.304 QUEUE\_67\_B Register (offset = 2434h) [reset = 0h]

QUEUE\_67\_B is shown in Figure 16-580 and described in Table 16-594.

## Figure 16-580. QUEUE\_67\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-594. QUEUE\_67\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.305 QUEUE\_67\_C Register (offset = 2438h) [reset = 0h]

QUEUE\_67\_C is shown in Figure 16-581 and described in Table 16-595.

| Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   | Figure 16-581. QUEUE_67_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-595. QUEUE\_67\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.306 QUEUE\_67\_D Register (offset = 243Ch) [reset = 0h]

QUEUE\_67\_D is shown in Figure 16-582 and described in Table 16-596.

| Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   | Figure 16-582. QUEUE_67_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-596. QUEUE\_67\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.307 QUEUE\_68\_A Register (offset = 2440h) [reset = 0h]

QUEUE\_68\_A is shown in Figure 16-583 and described in Table 16-597.

## Figure 16-583. QUEUE\_68\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-597. QUEUE\_68\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.308 QUEUE\_68\_B Register (offset = 2444h) [reset = 0h]

QUEUE\_68\_B is shown in Figure 16-584 and described in Table 16-598.

## Figure 16-584. QUEUE\_68\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-598. QUEUE\_68\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.309 QUEUE\_68\_C Register (offset = 2448h) [reset = 0h]

QUEUE\_68\_C is shown in Figure 16-585 and described in Table 16-599.

| Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   | Figure 16-585. QUEUE_68_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-599. QUEUE\_68\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.310 QUEUE\_68\_D Register (offset = 244Ch) [reset = 0h]

QUEUE\_68\_D is shown in Figure 16-586 and described in Table 16-600.

| Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   | Figure 16-586. QUEUE_68_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-600. QUEUE\_68\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.311 QUEUE\_69\_A Register (offset = 2450h) [reset = 0h]

QUEUE\_69\_A is shown in Figure 16-587 and described in Table 16-601.

## Figure 16-587. QUEUE\_69\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-601. QUEUE\_69\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.312 QUEUE\_69\_B Register (offset = 2454h) [reset = 0h]

QUEUE\_69\_B is shown in Figure 16-588 and described in Table 16-602.

## Figure 16-588. QUEUE\_69\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-602. QUEUE\_69\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.313 QUEUE\_69\_C Register (offset = 2458h) [reset = 0h]

QUEUE\_69\_C is shown in Figure 16-589 and described in Table 16-603.

| Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   | Figure 16-589. QUEUE_69_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-603. QUEUE\_69\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.314 QUEUE\_69\_D Register (offset = 245Ch) [reset = 0h]

QUEUE\_69\_D is shown in Figure 16-590 and described in Table 16-604.

| Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   | Figure 16-590. QUEUE_69_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-604. QUEUE\_69\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.315 QUEUE\_70\_A Register (offset = 2460h) [reset = 0h]

QUEUE\_70\_A is shown in Figure 16-591 and described in Table 16-605.

## Figure 16-591. QUEUE\_70\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-605. QUEUE\_70\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.316 QUEUE\_70\_B Register (offset = 2464h) [reset = 0h]

QUEUE\_70\_B is shown in Figure 16-592 and described in Table 16-606.

## Figure 16-592. QUEUE\_70\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-606. QUEUE\_70\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.317 QUEUE\_70\_C Register (offset = 2468h) [reset = 0h]

QUEUE\_70\_C is shown in Figure 16-593 and described in Table 16-607.

| Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   | Figure 16-593. QUEUE_70_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-607. QUEUE\_70\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.318 QUEUE\_70\_D Register (offset = 246Ch) [reset = 0h]

QUEUE\_70\_D is shown in Figure 16-594 and described in Table 16-608.

| Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   | Figure 16-594. QUEUE_70_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-608. QUEUE\_70\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.319 QUEUE\_71\_A Register (offset = 2470h) [reset = 0h]

QUEUE\_71\_A is shown in Figure 16-595 and described in Table 16-609.

## Figure 16-595. QUEUE\_71\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-609. QUEUE\_71\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.320 QUEUE\_71\_B Register (offset = 2474h) [reset = 0h]

QUEUE\_71\_B is shown in Figure 16-596 and described in Table 16-610.

## Figure 16-596. QUEUE\_71\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-610. QUEUE\_71\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.321 QUEUE\_71\_C Register (offset = 2478h) [reset = 0h]

QUEUE\_71\_C is shown in Figure 16-597 and described in Table 16-611.

| Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   | Figure 16-597. QUEUE_71_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-611. QUEUE\_71\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.322 QUEUE\_71\_D Register (offset = 247Ch) [reset = 0h]

QUEUE\_71\_D is shown in Figure 16-598 and described in Table 16-612.

| Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   | Figure 16-598. QUEUE_71_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-612. QUEUE\_71\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.323 QUEUE\_72\_A Register (offset = 2480h) [reset = 0h]

QUEUE\_72\_A is shown in Figure 16-599 and described in Table 16-613.

## Figure 16-599. QUEUE\_72\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-613. QUEUE\_72\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.324 QUEUE\_72\_B Register (offset = 2484h) [reset = 0h]

QUEUE\_72\_B is shown in Figure 16-600 and described in Table 16-614.

## Figure 16-600. QUEUE\_72\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-614. QUEUE\_72\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.325 QUEUE\_72\_C Register (offset = 2488h) [reset = 0h]

QUEUE\_72\_C is shown in Figure 16-601 and described in Table 16-615.

| Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   | Figure 16-601. QUEUE_72_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-615. QUEUE\_72\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.326 QUEUE\_72\_D Register (offset = 248Ch) [reset = 0h]

QUEUE\_72\_D is shown in Figure 16-602 and described in Table 16-616.

| Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   | Figure 16-602. QUEUE_72_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-616. QUEUE\_72\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.327 QUEUE\_73\_A Register (offset = 2490h) [reset = 0h]

QUEUE\_73\_A is shown in Figure 16-603 and described in Table 16-617.

## Figure 16-603. QUEUE\_73\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-617. QUEUE\_73\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.328 QUEUE\_73\_B Register (offset = 2494h) [reset = 0h]

QUEUE\_73\_B is shown in Figure 16-604 and described in Table 16-618.

## Figure 16-604. QUEUE\_73\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-618. QUEUE\_73\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.329 QUEUE\_73\_C Register (offset = 2498h) [reset = 0h]

QUEUE\_73\_C is shown in Figure 16-605 and described in Table 16-619.

| Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   | Figure 16-605. QUEUE_73_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-619. QUEUE\_73\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.330 QUEUE\_73\_D Register (offset = 249Ch) [reset = 0h]

QUEUE\_73\_D is shown in Figure 16-606 and described in Table 16-620.

| Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   | Figure 16-606. QUEUE_73_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-620. QUEUE\_73\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.331 QUEUE\_74\_A Register (offset = 24A0h) [reset = 0h]

QUEUE\_74\_A is shown in Figure 16-607 and described in Table 16-621.

## Figure 16-607. QUEUE\_74\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-621. QUEUE\_74\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.332 QUEUE\_74\_B Register (offset = 24A4h) [reset = 0h]

QUEUE\_74\_B is shown in Figure 16-608 and described in Table 16-622.

## Figure 16-608. QUEUE\_74\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-622. QUEUE\_74\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.333 QUEUE\_74\_C Register (offset = 24A8h) [reset = 0h]

QUEUE\_74\_C is shown in Figure 16-609 and described in Table 16-623.

| Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   | Figure 16-609. QUEUE_74_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-623. QUEUE\_74\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.334 QUEUE\_74\_D Register (offset = 24ACh) [reset = 0h]

QUEUE\_74\_D is shown in Figure 16-610 and described in Table 16-624.

| Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   | Figure 16-610. QUEUE_74_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-624. QUEUE\_74\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.335 QUEUE\_75\_A Register (offset = 24B0h) [reset = 0h]

QUEUE\_75\_A is shown in Figure 16-611 and described in Table 16-625.

## Figure 16-611. QUEUE\_75\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-625. QUEUE\_75\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.336 QUEUE\_75\_B Register (offset = 24B4h) [reset = 0h]

QUEUE\_75\_B is shown in Figure 16-612 and described in Table 16-626.

## Figure 16-612. QUEUE\_75\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-626. QUEUE\_75\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.337 QUEUE\_75\_C Register (offset = 24B8h) [reset = 0h]

QUEUE\_75\_C is shown in Figure 16-613 and described in Table 16-627.

| Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   | Figure 16-613. QUEUE_75_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-627. QUEUE\_75\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.338 QUEUE\_75\_D Register (offset = 24BCh) [reset = 0h]

QUEUE\_75\_D is shown in Figure 16-614 and described in Table 16-628.

| Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   | Figure 16-614. QUEUE_75_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-628. QUEUE\_75\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.339 QUEUE\_76\_A Register (offset = 24C0h) [reset = 0h]

QUEUE\_76\_A is shown in Figure 16-615 and described in Table 16-629.

## Figure 16-615. QUEUE\_76\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-629. QUEUE\_76\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.340 QUEUE\_76\_B Register (offset = 24C4h) [reset = 0h]

QUEUE\_76\_B is shown in Figure 16-616 and described in Table 16-630.

## Figure 16-616. QUEUE\_76\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-630. QUEUE\_76\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.341 QUEUE\_76\_C Register (offset = 24C8h) [reset = 0h]

QUEUE\_76\_C is shown in Figure 16-617 and described in Table 16-631.

| Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   | Figure 16-617. QUEUE_76_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-631. QUEUE\_76\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.342 QUEUE\_76\_D Register (offset = 24CCh) [reset = 0h]

QUEUE\_76\_D is shown in Figure 16-618 and described in Table 16-632.

| Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   | Figure 16-618. QUEUE_76_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-632. QUEUE\_76\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.343 QUEUE\_77\_A Register (offset = 24D0h) [reset = 0h]

QUEUE\_77\_A is shown in Figure 16-619 and described in Table 16-633.

## Figure 16-619. QUEUE\_77\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-633. QUEUE\_77\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.344 QUEUE\_77\_B Register (offset = 24D4h) [reset = 0h]

QUEUE\_77\_B is shown in Figure 16-620 and described in Table 16-634.

## Figure 16-620. QUEUE\_77\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-634. QUEUE\_77\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.345 QUEUE\_77\_C Register (offset = 24D8h) [reset = 0h]

QUEUE\_77\_C is shown in Figure 16-621 and described in Table 16-635.

| Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   | Figure 16-621. QUEUE_77_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-635. QUEUE\_77\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.346 QUEUE\_77\_D Register (offset = 24DCh) [reset = 0h]

QUEUE\_77\_D is shown in Figure 16-622 and described in Table 16-636.

| Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   | Figure 16-622. QUEUE_77_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-636. QUEUE\_77\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.347 QUEUE\_78\_A Register (offset = 24E0h) [reset = 0h]

QUEUE\_78\_A is shown in Figure 16-623 and described in Table 16-637.

## Figure 16-623. QUEUE\_78\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-637. QUEUE\_78\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.348 QUEUE\_78\_B Register (offset = 24E4h) [reset = 0h]

QUEUE\_78\_B is shown in Figure 16-624 and described in Table 16-638.

## Figure 16-624. QUEUE\_78\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-638. QUEUE\_78\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.349 QUEUE\_78\_C Register (offset = 24E8h) [reset = 0h]

QUEUE\_78\_C is shown in Figure 16-625 and described in Table 16-639.

| Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   | Figure 16-625. QUEUE_78_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-639. QUEUE\_78\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.350 QUEUE\_78\_D Register (offset = 24ECh) [reset = 0h]

QUEUE\_78\_D is shown in Figure 16-626 and described in Table 16-640.

| Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   | Figure 16-626. QUEUE_78_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-640. QUEUE\_78\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.351 QUEUE\_79\_A Register (offset = 24F0h) [reset = 0h]

QUEUE\_79\_A is shown in Figure 16-627 and described in Table 16-641.

## Figure 16-627. QUEUE\_79\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-641. QUEUE\_79\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.352 QUEUE\_79\_B Register (offset = 24F4h) [reset = 0h]

QUEUE\_79\_B is shown in Figure 16-628 and described in Table 16-642.

## Figure 16-628. QUEUE\_79\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-642. QUEUE\_79\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.353 QUEUE\_79\_C Register (offset = 24F8h) [reset = 0h]

QUEUE\_79\_C is shown in Figure 16-629 and described in Table 16-643.

| Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   | Figure 16-629. QUEUE_79_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-643. QUEUE\_79\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.354 QUEUE\_79\_D Register (offset = 24FCh) [reset = 0h]

QUEUE\_79\_D is shown in Figure 16-630 and described in Table 16-644.

| Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   | Figure 16-630. QUEUE_79_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-644. QUEUE\_79\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.355 QUEUE\_80\_A Register (offset = 2500h) [reset = 0h]

QUEUE\_80\_A is shown in Figure 16-631 and described in Table 16-645.

## Figure 16-631. QUEUE\_80\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-645. QUEUE\_80\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.356 QUEUE\_80\_B Register (offset = 2504h) [reset = 0h]

QUEUE\_80\_B is shown in Figure 16-632 and described in Table 16-646.

## Figure 16-632. QUEUE\_80\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-646. QUEUE\_80\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.357 QUEUE\_80\_C Register (offset = 2508h) [reset = 0h]

QUEUE\_80\_C is shown in Figure 16-633 and described in Table 16-647.

| Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   | Figure 16-633. QUEUE_80_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-647. QUEUE\_80\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.358 QUEUE\_80\_D Register (offset = 250Ch) [reset = 0h]

QUEUE\_80\_D is shown in Figure 16-634 and described in Table 16-648.

| Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   | Figure 16-634. QUEUE_80_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-648. QUEUE\_80\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.359 QUEUE\_81\_A Register (offset = 2510h) [reset = 0h]

QUEUE\_81\_A is shown in Figure 16-635 and described in Table 16-649.

## Figure 16-635. QUEUE\_81\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-649. QUEUE\_81\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.360 QUEUE\_81\_B Register (offset = 2514h) [reset = 0h]

QUEUE\_81\_B is shown in Figure 16-636 and described in Table 16-650.

## Figure 16-636. QUEUE\_81\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-650. QUEUE\_81\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.361 QUEUE\_81\_C Register (offset = 2518h) [reset = 0h]

QUEUE\_81\_C is shown in Figure 16-637 and described in Table 16-651.

| Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   | Figure 16-637. QUEUE_81_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-651. QUEUE\_81\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.362 QUEUE\_81\_D Register (offset = 251Ch) [reset = 0h]

QUEUE\_81\_D is shown in Figure 16-638 and described in Table 16-652.

| Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   | Figure 16-638. QUEUE_81_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-652. QUEUE\_81\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.363 QUEUE\_82\_A Register (offset = 2520h) [reset = 0h]

QUEUE\_82\_A is shown in Figure 16-639 and described in Table 16-653.

## Figure 16-639. QUEUE\_82\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-653. QUEUE\_82\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.364 QUEUE\_82\_B Register (offset = 2524h) [reset = 0h]

QUEUE\_82\_B is shown in Figure 16-640 and described in Table 16-654.

## Figure 16-640. QUEUE\_82\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-654. QUEUE\_82\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.365 QUEUE\_82\_C Register (offset = 2528h) [reset = 0h]

QUEUE\_82\_C is shown in Figure 16-641 and described in Table 16-655.

| Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   | Figure 16-641. QUEUE_82_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-655. QUEUE\_82\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.366 QUEUE\_82\_D Register (offset = 252Ch) [reset = 0h]

QUEUE\_82\_D is shown in Figure 16-642 and described in Table 16-656.

| Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   | Figure 16-642. QUEUE_82_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-656. QUEUE\_82\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.367 QUEUE\_83\_A Register (offset = 2530h) [reset = 0h]

QUEUE\_83\_A is shown in Figure 16-643 and described in Table 16-657.

## Figure 16-643. QUEUE\_83\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-657. QUEUE\_83\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.368 QUEUE\_83\_B Register (offset = 2534h) [reset = 0h]

QUEUE\_83\_B is shown in Figure 16-644 and described in Table 16-658.

## Figure 16-644. QUEUE\_83\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-658. QUEUE\_83\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.369 QUEUE\_83\_C Register (offset = 2538h) [reset = 0h]

QUEUE\_83\_C is shown in Figure 16-645 and described in Table 16-659.

| Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   | Figure 16-645. QUEUE_83_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-659. QUEUE\_83\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.370 QUEUE\_83\_D Register (offset = 253Ch) [reset = 0h]

QUEUE\_83\_D is shown in Figure 16-646 and described in Table 16-660.

| Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   | Figure 16-646. QUEUE_83_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-660. QUEUE\_83\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.371 QUEUE\_84\_A Register (offset = 2540h) [reset = 0h]

QUEUE\_84\_A is shown in Figure 16-647 and described in Table 16-661.

## Figure 16-647. QUEUE\_84\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-661. QUEUE\_84\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.372 QUEUE\_84\_B Register (offset = 2544h) [reset = 0h]

QUEUE\_84\_B is shown in Figure 16-648 and described in Table 16-662.

## Figure 16-648. QUEUE\_84\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-662. QUEUE\_84\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.373 QUEUE\_84\_C Register (offset = 2548h) [reset = 0h]

QUEUE\_84\_C is shown in Figure 16-649 and described in Table 16-663.

| Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   | Figure 16-649. QUEUE_84_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-663. QUEUE\_84\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.374 QUEUE\_84\_D Register (offset = 254Ch) [reset = 0h]

QUEUE\_84\_D is shown in Figure 16-650 and described in Table 16-664.

| Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   | Figure 16-650. QUEUE_84_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-664. QUEUE\_84\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.375 QUEUE\_85\_A Register (offset = 2550h) [reset = 0h]

QUEUE\_85\_A is shown in Figure 16-651 and described in Table 16-665.

## Figure 16-651. QUEUE\_85\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-665. QUEUE\_85\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.376 QUEUE\_85\_B Register (offset = 2554h) [reset = 0h]

QUEUE\_85\_B is shown in Figure 16-652 and described in Table 16-666.

## Figure 16-652. QUEUE\_85\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-666. QUEUE\_85\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.377 QUEUE\_85\_C Register (offset = 2558h) [reset = 0h]

QUEUE\_85\_C is shown in Figure 16-653 and described in Table 16-667.

| Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   | Figure 16-653. QUEUE_85_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-667. QUEUE\_85\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.378 QUEUE\_85\_D Register (offset = 255Ch) [reset = 0h]

QUEUE\_85\_D is shown in Figure 16-654 and described in Table 16-668.

| Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   | Figure 16-654. QUEUE_85_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-668. QUEUE\_85\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.379 QUEUE\_86\_A Register (offset = 2560h) [reset = 0h]

QUEUE\_86\_A is shown in Figure 16-655 and described in Table 16-669.

## Figure 16-655. QUEUE\_86\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-669. QUEUE\_86\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.380 QUEUE\_86\_B Register (offset = 2564h) [reset = 0h]

QUEUE\_86\_B is shown in Figure 16-656 and described in Table 16-670.

## Figure 16-656. QUEUE\_86\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-670. QUEUE\_86\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.381 QUEUE\_86\_C Register (offset = 2568h) [reset = 0h]

QUEUE\_86\_C is shown in Figure 16-657 and described in Table 16-671.

| Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   | Figure 16-657. QUEUE_86_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-671. QUEUE\_86\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.382 QUEUE\_86\_D Register (offset = 256Ch) [reset = 0h]

QUEUE\_86\_D is shown in Figure 16-658 and described in Table 16-672.

| Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   | Figure 16-658. QUEUE_86_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-672. QUEUE\_86\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.383 QUEUE\_87\_A Register (offset = 2570h) [reset = 0h]

QUEUE\_87\_A is shown in Figure 16-659 and described in Table 16-673.

## Figure 16-659. QUEUE\_87\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-673. QUEUE\_87\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.384 QUEUE\_87\_B Register (offset = 2574h) [reset = 0h]

QUEUE\_87\_B is shown in Figure 16-660 and described in Table 16-674.

## Figure 16-660. QUEUE\_87\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-674. QUEUE\_87\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.385 QUEUE\_87\_C Register (offset = 2578h) [reset = 0h]

QUEUE\_87\_C is shown in Figure 16-661 and described in Table 16-675.

| Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   | Figure 16-661. QUEUE_87_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-675. QUEUE\_87\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.386 QUEUE\_87\_D Register (offset = 257Ch) [reset = 0h]

QUEUE\_87\_D is shown in Figure 16-662 and described in Table 16-676.

| Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   | Figure 16-662. QUEUE_87_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-676. QUEUE\_87\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.387 QUEUE\_88\_A Register (offset = 2580h) [reset = 0h]

QUEUE\_88\_A is shown in Figure 16-663 and described in Table 16-677.

## Figure 16-663. QUEUE\_88\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-677. QUEUE\_88\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.388 QUEUE\_88\_B Register (offset = 2584h) [reset = 0h]

QUEUE\_88\_B is shown in Figure 16-664 and described in Table 16-678.

## Figure 16-664. QUEUE\_88\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-678. QUEUE\_88\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.389 QUEUE\_88\_C Register (offset = 2588h) [reset = 0h]

QUEUE\_88\_C is shown in Figure 16-665 and described in Table 16-679.

| Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   | Figure 16-665. QUEUE_88_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-679. QUEUE\_88\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.390 QUEUE\_88\_D Register (offset = 258Ch) [reset = 0h]

QUEUE\_88\_D is shown in Figure 16-666 and described in Table 16-680.

| Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   | Figure 16-666. QUEUE_88_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-680. QUEUE\_88\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.391 QUEUE\_89\_A Register (offset = 2590h) [reset = 0h]

QUEUE\_89\_A is shown in Figure 16-667 and described in Table 16-681.

## Figure 16-667. QUEUE\_89\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-681. QUEUE\_89\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.392 QUEUE\_89\_B Register (offset = 2594h) [reset = 0h]

QUEUE\_89\_B is shown in Figure 16-668 and described in Table 16-682.

## Figure 16-668. QUEUE\_89\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-682. QUEUE\_89\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.393 QUEUE\_89\_C Register (offset = 2598h) [reset = 0h]

QUEUE\_89\_C is shown in Figure 16-669 and described in Table 16-683.

| Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   | Figure 16-669. QUEUE_89_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-683. QUEUE\_89\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.394 QUEUE\_89\_D Register (offset = 259Ch) [reset = 0h]

QUEUE\_89\_D is shown in Figure 16-670 and described in Table 16-684.

| Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   | Figure 16-670. QUEUE_89_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-684. QUEUE\_89\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.395 QUEUE\_90\_A Register (offset = 25A0h) [reset = 0h]

QUEUE\_90\_A is shown in Figure 16-671 and described in Table 16-685.

## Figure 16-671. QUEUE\_90\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-685. QUEUE\_90\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.396 QUEUE\_90\_B Register (offset = 25A4h) [reset = 0h]

QUEUE\_90\_B is shown in Figure 16-672 and described in Table 16-686.

## Figure 16-672. QUEUE\_90\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-686. QUEUE\_90\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.397 QUEUE\_90\_C Register (offset = 25A8h) [reset = 0h]

QUEUE\_90\_C is shown in Figure 16-673 and described in Table 16-687.

| Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   | Figure 16-673. QUEUE_90_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-687. QUEUE\_90\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.398 QUEUE\_90\_D Register (offset = 25ACh) [reset = 0h]

QUEUE\_90\_D is shown in Figure 16-674 and described in Table 16-688.

| Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   | Figure 16-674. QUEUE_90_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-688. QUEUE\_90\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.399 QUEUE\_91\_A Register (offset = 25B0h) [reset = 0h]

QUEUE\_91\_A is shown in Figure 16-675 and described in Table 16-689.

## Figure 16-675. QUEUE\_91\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-689. QUEUE\_91\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.400 QUEUE\_91\_B Register (offset = 25B4h) [reset = 0h]

QUEUE\_91\_B is shown in Figure 16-676 and described in Table 16-690.

## Figure 16-676. QUEUE\_91\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-690. QUEUE\_91\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.401 QUEUE\_91\_C Register (offset = 25B8h) [reset = 0h]

QUEUE\_91\_C is shown in Figure 16-677 and described in Table 16-691.

| Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   | Figure 16-677. QUEUE_91_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-691. QUEUE\_91\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.402 QUEUE\_91\_D Register (offset = 25BCh) [reset = 0h]

QUEUE\_91\_D is shown in Figure 16-678 and described in Table 16-692.

| Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   | Figure 16-678. QUEUE_91_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-692. QUEUE\_91\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.403 QUEUE\_92\_A Register (offset = 25C0h) [reset = 0h]

QUEUE\_92\_A is shown in Figure 16-679 and described in Table 16-693.

## Figure 16-679. QUEUE\_92\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-693. QUEUE\_92\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.404 QUEUE\_92\_B Register (offset = 25C4h) [reset = 0h]

QUEUE\_92\_B is shown in Figure 16-680 and described in Table 16-694.

## Figure 16-680. QUEUE\_92\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-694. QUEUE\_92\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.405 QUEUE\_92\_C Register (offset = 25C8h) [reset = 0h]

QUEUE\_92\_C is shown in Figure 16-681 and described in Table 16-695.

| Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   | Figure 16-681. QUEUE_92_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-695. QUEUE\_92\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.406 QUEUE\_92\_D Register (offset = 25CCh) [reset = 0h]

QUEUE\_92\_D is shown in Figure 16-682 and described in Table 16-696.

| Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   | Figure 16-682. QUEUE_92_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-696. QUEUE\_92\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.407 QUEUE\_93\_A Register (offset = 25D0h) [reset = 0h]

QUEUE\_93\_A is shown in Figure 16-683 and described in Table 16-697.

## Figure 16-683. QUEUE\_93\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-697. QUEUE\_93\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.408 QUEUE\_93\_B Register (offset = 25D4h) [reset = 0h]

QUEUE\_93\_B is shown in Figure 16-684 and described in Table 16-698.

## Figure 16-684. QUEUE\_93\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-698. QUEUE\_93\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.409 QUEUE\_93\_C Register (offset = 25D8h) [reset = 0h]

QUEUE\_93\_C is shown in Figure 16-685 and described in Table 16-699.

| Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   | Figure 16-685. QUEUE_93_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-699. QUEUE\_93\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.410 QUEUE\_93\_D Register (offset = 25DCh) [reset = 0h]

QUEUE\_93\_D is shown in Figure 16-686 and described in Table 16-700.

| Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   | Figure 16-686. QUEUE_93_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-700. QUEUE\_93\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.411 QUEUE\_94\_A Register (offset = 25E0h) [reset = 0h]

QUEUE\_94\_A is shown in Figure 16-687 and described in Table 16-701.

## Figure 16-687. QUEUE\_94\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-701. QUEUE\_94\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.412 QUEUE\_94\_B Register (offset = 25E4h) [reset = 0h]

QUEUE\_94\_B is shown in Figure 16-688 and described in Table 16-702.

## Figure 16-688. QUEUE\_94\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-702. QUEUE\_94\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.413 QUEUE\_94\_C Register (offset = 25E8h) [reset = 0h]

QUEUE\_94\_C is shown in Figure 16-689 and described in Table 16-703.

| Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   | Figure 16-689. QUEUE_94_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-703. QUEUE\_94\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.414 QUEUE\_94\_D Register (offset = 25ECh) [reset = 0h]

QUEUE\_94\_D is shown in Figure 16-690 and described in Table 16-704.

| Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   | Figure 16-690. QUEUE_94_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-704. QUEUE\_94\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.415 QUEUE\_95\_A Register (offset = 25F0h) [reset = 0h]

QUEUE\_95\_A is shown in Figure 16-691 and described in Table 16-705.

## Figure 16-691. QUEUE\_95\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-705. QUEUE\_95\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.416 QUEUE\_95\_B Register (offset = 25F4h) [reset = 0h]

QUEUE\_95\_B is shown in Figure 16-692 and described in Table 16-706.

## Figure 16-692. QUEUE\_95\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-706. QUEUE\_95\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.417 QUEUE\_95\_C Register (offset = 25F8h) [reset = 0h]

QUEUE\_95\_C is shown in Figure 16-693 and described in Table 16-707.

| Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   | Figure 16-693. QUEUE_95_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-707. QUEUE\_95\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.418 QUEUE\_95\_D Register (offset = 25FCh) [reset = 0h]

QUEUE\_95\_D is shown in Figure 16-694 and described in Table 16-708.

| Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   | Figure 16-694. QUEUE_95_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-708. QUEUE\_95\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.419 QUEUE\_96\_A Register (offset = 2600h) [reset = 0h]

QUEUE\_96\_A is shown in Figure 16-695 and described in Table 16-709.

## Figure 16-695. QUEUE\_96\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-709. QUEUE\_96\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.420 QUEUE\_96\_B Register (offset = 2604h) [reset = 0h]

QUEUE\_96\_B is shown in Figure 16-696 and described in Table 16-710.

## Figure 16-696. QUEUE\_96\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-710. QUEUE\_96\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.421 QUEUE\_96\_C Register (offset = 2608h) [reset = 0h]

QUEUE\_96\_C is shown in Figure 16-697 and described in Table 16-711.

| Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   | Figure 16-697. QUEUE_96_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-711. QUEUE\_96\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.422 QUEUE\_96\_D Register (offset = 260Ch) [reset = 0h]

QUEUE\_96\_D is shown in Figure 16-698 and described in Table 16-712.

| Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   | Figure 16-698. QUEUE_96_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-712. QUEUE\_96\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.423 QUEUE\_97\_A Register (offset = 2610h) [reset = 0h]

QUEUE\_97\_A is shown in Figure 16-699 and described in Table 16-713.

## Figure 16-699. QUEUE\_97\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-713. QUEUE\_97\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.424 QUEUE\_97\_B Register (offset = 2614h) [reset = 0h]

QUEUE\_97\_B is shown in Figure 16-700 and described in Table 16-714.

## Figure 16-700. QUEUE\_97\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-714. QUEUE\_97\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.425 QUEUE\_97\_C Register (offset = 2618h) [reset = 0h]

QUEUE\_97\_C is shown in Figure 16-701 and described in Table 16-715.

| Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   | Figure 16-701. QUEUE_97_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-715. QUEUE\_97\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.426 QUEUE\_97\_D Register (offset = 261Ch) [reset = 0h]

QUEUE\_97\_D is shown in Figure 16-702 and described in Table 16-716.

| Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   | Figure 16-702. QUEUE_97_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-716. QUEUE\_97\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.427 QUEUE\_98\_A Register (offset = 2620h) [reset = 0h]

QUEUE\_98\_A is shown in Figure 16-703 and described in Table 16-717.

## Figure 16-703. QUEUE\_98\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-717. QUEUE\_98\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.428 QUEUE\_98\_B Register (offset = 2624h) [reset = 0h]

QUEUE\_98\_B is shown in Figure 16-704 and described in Table 16-718.

## Figure 16-704. QUEUE\_98\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-718. QUEUE\_98\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.429 QUEUE\_98\_C Register (offset = 2628h) [reset = 0h]

QUEUE\_98\_C is shown in Figure 16-705 and described in Table 16-719.

| Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   | Figure 16-705. QUEUE_98_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-719. QUEUE\_98\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.430 QUEUE\_98\_D Register (offset = 262Ch) [reset = 0h]

QUEUE\_98\_D is shown in Figure 16-706 and described in Table 16-720.

| Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   | Figure 16-706. QUEUE_98_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-720. QUEUE\_98\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.431 QUEUE\_99\_A Register (offset = 2630h) [reset = 0h]

QUEUE\_99\_A is shown in Figure 16-707 and described in Table 16-721.

## Figure 16-707. QUEUE\_99\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-721. QUEUE\_99\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.432 QUEUE\_99\_B Register (offset = 2634h) [reset = 0h]

QUEUE\_99\_B is shown in Figure 16-708 and described in Table 16-722.

## Figure 16-708. QUEUE\_99\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-722. QUEUE\_99\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.433 QUEUE\_99\_C Register (offset = 2638h) [reset = 0h]

QUEUE\_99\_C is shown in Figure 16-709 and described in Table 16-723.

| Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   | Figure 16-709. QUEUE_99_C Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| HEAD_TAIL                            | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| W-0                                  |                                      |                                      |                                      |                                      |                                      |                                      |                                      |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             | Reserved                             |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| Reserved                             | Reserved                             | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          | PACKET_SIZE                          |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-723. QUEUE\_99\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.434 QUEUE\_99\_D Register (offset = 263Ch) [reset = 0h]

QUEUE\_99\_D is shown in Figure 16-710 and described in Table 16-724.

| Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   | Figure 16-710. QUEUE_99_D Register   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| 31                                   | 30                                   | 29                                   | 28                                   | 27                                   | 26                                   | 25                                   | 24                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 23                                   | 22                                   | 21                                   | 20                                   | 19                                   | 18                                   | 17                                   | 16                                   |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 15                                   | 14                                   | 13                                   | 12                                   | 11                                   | 10                                   | 9                                    | 8                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_PTR                             |
| R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                | R/W-0                                |
| 7                                    | 6                                    | 5                                    | 4                                    | 3                                    | 2                                    | 1                                    | 0                                    |
| DESC_PTR                             | DESC_PTR                             | DESC_PTR                             | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            | DESC_SIZE                            |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-724. QUEUE\_99\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.435 QUEUE\_100\_A Register (offset = 2640h) [reset = 0h]

QUEUE\_100\_A is shown in Figure 16-711 and described in Table 16-725.

## Figure 16-711. QUEUE\_100\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-725. QUEUE\_100\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.436 QUEUE\_100\_B Register (offset = 2644h) [reset = 0h]

QUEUE\_100\_B is shown in Figure 16-712 and described in Table 16-726.

## Figure 16-712. QUEUE\_100\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-726. QUEUE\_100\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.437 QUEUE\_100\_C Register (offset = 2648h) [reset = 0h]

QUEUE\_100\_C is shown in Figure 16-713 and described in Table 16-727.

| Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   | Figure 16-713. QUEUE_100_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-727. QUEUE\_100\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.438 QUEUE\_100\_D Register (offset = 264Ch) [reset = 0h]

QUEUE\_100\_D is shown in Figure 16-714 and described in Table 16-728.

| Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   | Figure 16-714. QUEUE_100_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-728. QUEUE\_100\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.439 QUEUE\_101\_A Register (offset = 2650h) [reset = 0h]

QUEUE\_101\_A is shown in Figure 16-715 and described in Table 16-729.

## Figure 16-715. QUEUE\_101\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-729. QUEUE\_101\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.440 QUEUE\_101\_B Register (offset = 2654h) [reset = 0h]

QUEUE\_101\_B is shown in Figure 16-716 and described in Table 16-730.

## Figure 16-716. QUEUE\_101\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-730. QUEUE\_101\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.441 QUEUE\_101\_C Register (offset = 2658h) [reset = 0h]

QUEUE\_101\_C is shown in Figure 16-717 and described in Table 16-731.

| Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   | Figure 16-717. QUEUE_101_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-731. QUEUE\_101\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.442 QUEUE\_101\_D Register (offset = 265Ch) [reset = 0h]

QUEUE\_101\_D is shown in Figure 16-718 and described in Table 16-732.

| Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   | Figure 16-718. QUEUE_101_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-732. QUEUE\_101\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.443 QUEUE\_102\_A Register (offset = 2660h) [reset = 0h]

QUEUE\_102\_A is shown in Figure 16-719 and described in Table 16-733.

## Figure 16-719. QUEUE\_102\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-733. QUEUE\_102\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.444 QUEUE\_102\_B Register (offset = 2664h) [reset = 0h]

QUEUE\_102\_B is shown in Figure 16-720 and described in Table 16-734.

## Figure 16-720. QUEUE\_102\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-734. QUEUE\_102\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.445 QUEUE\_102\_C Register (offset = 2668h) [reset = 0h]

QUEUE\_102\_C is shown in Figure 16-721 and described in Table 16-735.

| Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   | Figure 16-721. QUEUE_102_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-735. QUEUE\_102\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.446 QUEUE\_102\_D Register (offset = 266Ch) [reset = 0h]

QUEUE\_102\_D is shown in Figure 16-722 and described in Table 16-736.

| Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   | Figure 16-722. QUEUE_102_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-736. QUEUE\_102\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.447 QUEUE\_103\_A Register (offset = 2670h) [reset = 0h]

QUEUE\_103\_A is shown in Figure 16-723 and described in Table 16-737.

## Figure 16-723. QUEUE\_103\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-737. QUEUE\_103\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.448 QUEUE\_103\_B Register (offset = 2674h) [reset = 0h]

QUEUE\_103\_B is shown in Figure 16-724 and described in Table 16-738.

## Figure 16-724. QUEUE\_103\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-738. QUEUE\_103\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.449 QUEUE\_103\_C Register (offset = 2678h) [reset = 0h]

QUEUE\_103\_C is shown in Figure 16-725 and described in Table 16-739.

| Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   | Figure 16-725. QUEUE_103_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-739. QUEUE\_103\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.450 QUEUE\_103\_D Register (offset = 267Ch) [reset = 0h]

QUEUE\_103\_D is shown in Figure 16-726 and described in Table 16-740.

| Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   | Figure 16-726. QUEUE_103_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-740. QUEUE\_103\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.451 QUEUE\_104\_A Register (offset = 2680h) [reset = 0h]

QUEUE\_104\_A is shown in Figure 16-727 and described in Table 16-741.

## Figure 16-727. QUEUE\_104\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-741. QUEUE\_104\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.452 QUEUE\_104\_B Register (offset = 2684h) [reset = 0h]

QUEUE\_104\_B is shown in Figure 16-728 and described in Table 16-742.

## Figure 16-728. QUEUE\_104\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-742. QUEUE\_104\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.453 QUEUE\_104\_C Register (offset = 2688h) [reset = 0h]

QUEUE\_104\_C is shown in Figure 16-729 and described in Table 16-743.

| Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   | Figure 16-729. QUEUE_104_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-743. QUEUE\_104\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.454 QUEUE\_104\_D Register (offset = 268Ch) [reset = 0h]

QUEUE\_104\_D is shown in Figure 16-730 and described in Table 16-744.

| Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   | Figure 16-730. QUEUE_104_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-744. QUEUE\_104\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.455 QUEUE\_105\_A Register (offset = 2690h) [reset = 0h]

QUEUE\_105\_A is shown in Figure 16-731 and described in Table 16-745.

## Figure 16-731. QUEUE\_105\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-745. QUEUE\_105\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.456 QUEUE\_105\_B Register (offset = 2694h) [reset = 0h]

QUEUE\_105\_B is shown in Figure 16-732 and described in Table 16-746.

## Figure 16-732. QUEUE\_105\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-746. QUEUE\_105\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.457 QUEUE\_105\_C Register (offset = 2698h) [reset = 0h]

QUEUE\_105\_C is shown in Figure 16-733 and described in Table 16-747.

| Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   | Figure 16-733. QUEUE_105_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-747. QUEUE\_105\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.458 QUEUE\_105\_D Register (offset = 269Ch) [reset = 0h]

QUEUE\_105\_D is shown in Figure 16-734 and described in Table 16-748.

| Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   | Figure 16-734. QUEUE_105_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-748. QUEUE\_105\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.459 QUEUE\_106\_A Register (offset = 26A0h) [reset = 0h]

QUEUE\_106\_A is shown in Figure 16-735 and described in Table 16-749.

## Figure 16-735. QUEUE\_106\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-749. QUEUE\_106\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.460 QUEUE\_106\_B Register (offset = 26A4h) [reset = 0h]

QUEUE\_106\_B is shown in Figure 16-736 and described in Table 16-750.

## Figure 16-736. QUEUE\_106\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-750. QUEUE\_106\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.461 QUEUE\_106\_C Register (offset = 26A8h) [reset = 0h]

QUEUE\_106\_C is shown in Figure 16-737 and described in Table 16-751.

| Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   | Figure 16-737. QUEUE_106_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-751. QUEUE\_106\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.462 QUEUE\_106\_D Register (offset = 26ACh) [reset = 0h]

QUEUE\_106\_D is shown in Figure 16-738 and described in Table 16-752.

| Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   | Figure 16-738. QUEUE_106_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-752. QUEUE\_106\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.463 QUEUE\_107\_A Register (offset = 26B0h) [reset = 0h]

QUEUE\_107\_A is shown in Figure 16-739 and described in Table 16-753.

## Figure 16-739. QUEUE\_107\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-753. QUEUE\_107\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.464 QUEUE\_107\_B Register (offset = 26B4h) [reset = 0h]

QUEUE\_107\_B is shown in Figure 16-740 and described in Table 16-754.

## Figure 16-740. QUEUE\_107\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-754. QUEUE\_107\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.465 QUEUE\_107\_C Register (offset = 26B8h) [reset = 0h]

QUEUE\_107\_C is shown in Figure 16-741 and described in Table 16-755.

| Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   | Figure 16-741. QUEUE_107_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-755. QUEUE\_107\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.466 QUEUE\_107\_D Register (offset = 26BCh) [reset = 0h]

QUEUE\_107\_D is shown in Figure 16-742 and described in Table 16-756.

| Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   | Figure 16-742. QUEUE_107_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-756. QUEUE\_107\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.467 QUEUE\_108\_A Register (offset = 26C0h) [reset = 0h]

QUEUE\_108\_A is shown in Figure 16-743 and described in Table 16-757.

## Figure 16-743. QUEUE\_108\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-757. QUEUE\_108\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.468 QUEUE\_108\_B Register (offset = 26C4h) [reset = 0h]

QUEUE\_108\_B is shown in Figure 16-744 and described in Table 16-758.

## Figure 16-744. QUEUE\_108\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-758. QUEUE\_108\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.469 QUEUE\_108\_C Register (offset = 26C8h) [reset = 0h]

QUEUE\_108\_C is shown in Figure 16-745 and described in Table 16-759.

| Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   | Figure 16-745. QUEUE_108_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-759. QUEUE\_108\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.470 QUEUE\_108\_D Register (offset = 26CCh) [reset = 0h]

QUEUE\_108\_D is shown in Figure 16-746 and described in Table 16-760.

| Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   | Figure 16-746. QUEUE_108_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-760. QUEUE\_108\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.471 QUEUE\_109\_A Register (offset = 26D0h) [reset = 0h]

QUEUE\_109\_A is shown in Figure 16-747 and described in Table 16-761.

## Figure 16-747. QUEUE\_109\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-761. QUEUE\_109\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.472 QUEUE\_109\_B Register (offset = 26D4h) [reset = 0h]

QUEUE\_109\_B is shown in Figure 16-748 and described in Table 16-762.

## Figure 16-748. QUEUE\_109\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-762. QUEUE\_109\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.473 QUEUE\_109\_C Register (offset = 26D8h) [reset = 0h]

QUEUE\_109\_C is shown in Figure 16-749 and described in Table 16-763.

| Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   | Figure 16-749. QUEUE_109_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-763. QUEUE\_109\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.474 QUEUE\_109\_D Register (offset = 26DCh) [reset = 0h]

QUEUE\_109\_D is shown in Figure 16-750 and described in Table 16-764.

| Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   | Figure 16-750. QUEUE_109_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-764. QUEUE\_109\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.475 QUEUE\_110\_A Register (offset = 26E0h) [reset = 0h]

QUEUE\_110\_A is shown in Figure 16-751 and described in Table 16-765.

## Figure 16-751. QUEUE\_110\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-765. QUEUE\_110\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.476 QUEUE\_110\_B Register (offset = 26E4h) [reset = 0h]

QUEUE\_110\_B is shown in Figure 16-752 and described in Table 16-766.

## Figure 16-752. QUEUE\_110\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-766. QUEUE\_110\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.477 QUEUE\_110\_C Register (offset = 26E8h) [reset = 0h]

QUEUE\_110\_C is shown in Figure 16-753 and described in Table 16-767.

| Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   | Figure 16-753. QUEUE_110_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-767. QUEUE\_110\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.478 QUEUE\_110\_D Register (offset = 26ECh) [reset = 0h]

QUEUE\_110\_D is shown in Figure 16-754 and described in Table 16-768.

| Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   | Figure 16-754. QUEUE_110_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-768. QUEUE\_110\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.479 QUEUE\_111\_A Register (offset = 26F0h) [reset = 0h]

QUEUE\_111\_A is shown in Figure 16-755 and described in Table 16-769.

## Figure 16-755. QUEUE\_111\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-769. QUEUE\_111\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.480 QUEUE\_111\_B Register (offset = 26F4h) [reset = 0h]

QUEUE\_111\_B is shown in Figure 16-756 and described in Table 16-770.

## Figure 16-756. QUEUE\_111\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-770. QUEUE\_111\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.481 QUEUE\_111\_C Register (offset = 26F8h) [reset = 0h]

QUEUE\_111\_C is shown in Figure 16-757 and described in Table 16-771.

| Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   | Figure 16-757. QUEUE_111_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-771. QUEUE\_111\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.482 QUEUE\_111\_D Register (offset = 26FCh) [reset = 0h]

QUEUE\_111\_D is shown in Figure 16-758 and described in Table 16-772.

| Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   | Figure 16-758. QUEUE_111_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-772. QUEUE\_111\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.483 QUEUE\_112\_A Register (offset = 2700h) [reset = 0h]

QUEUE\_112\_A is shown in Figure 16-759 and described in Table 16-773.

## Figure 16-759. QUEUE\_112\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-773. QUEUE\_112\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.484 QUEUE\_112\_B Register (offset = 2704h) [reset = 0h]

QUEUE\_112\_B is shown in Figure 16-760 and described in Table 16-774.

## Figure 16-760. QUEUE\_112\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-774. QUEUE\_112\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.485 QUEUE\_112\_C Register (offset = 2708h) [reset = 0h]

QUEUE\_112\_C is shown in Figure 16-761 and described in Table 16-775.

| Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   | Figure 16-761. QUEUE_112_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-775. QUEUE\_112\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.486 QUEUE\_112\_D Register (offset = 270Ch) [reset = 0h]

QUEUE\_112\_D is shown in Figure 16-762 and described in Table 16-776.

| Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   | Figure 16-762. QUEUE_112_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-776. QUEUE\_112\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.487 QUEUE\_113\_A Register (offset = 2710h) [reset = 0h]

QUEUE\_113\_A is shown in Figure 16-763 and described in Table 16-777.

## Figure 16-763. QUEUE\_113\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-777. QUEUE\_113\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.488 QUEUE\_113\_B Register (offset = 2714h) [reset = 0h]

QUEUE\_113\_B is shown in Figure 16-764 and described in Table 16-778.

## Figure 16-764. QUEUE\_113\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-778. QUEUE\_113\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.489 QUEUE\_113\_C Register (offset = 2718h) [reset = 0h]

QUEUE\_113\_C is shown in Figure 16-765 and described in Table 16-779.

| Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   | Figure 16-765. QUEUE_113_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-779. QUEUE\_113\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.490 QUEUE\_113\_D Register (offset = 271Ch) [reset = 0h]

QUEUE\_113\_D is shown in Figure 16-766 and described in Table 16-780.

| Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   | Figure 16-766. QUEUE_113_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-780. QUEUE\_113\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.491 QUEUE\_114\_A Register (offset = 2720h) [reset = 0h]

QUEUE\_114\_A is shown in Figure 16-767 and described in Table 16-781.

## Figure 16-767. QUEUE\_114\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-781. QUEUE\_114\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.492 QUEUE\_114\_B Register (offset = 2724h) [reset = 0h]

QUEUE\_114\_B is shown in Figure 16-768 and described in Table 16-782.

## Figure 16-768. QUEUE\_114\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-782. QUEUE\_114\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.493 QUEUE\_114\_C Register (offset = 2728h) [reset = 0h]

QUEUE\_114\_C is shown in Figure 16-769 and described in Table 16-783.

| Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   | Figure 16-769. QUEUE_114_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-783. QUEUE\_114\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.494 QUEUE\_114\_D Register (offset = 272Ch) [reset = 0h]

QUEUE\_114\_D is shown in Figure 16-770 and described in Table 16-784.

| Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   | Figure 16-770. QUEUE_114_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-784. QUEUE\_114\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.495 QUEUE\_115\_A Register (offset = 2730h) [reset = 0h]

QUEUE\_115\_A is shown in Figure 16-771 and described in Table 16-785.

## Figure 16-771. QUEUE\_115\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-785. QUEUE\_115\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.496 QUEUE\_115\_B Register (offset = 2734h) [reset = 0h]

QUEUE\_115\_B is shown in Figure 16-772 and described in Table 16-786.

## Figure 16-772. QUEUE\_115\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-786. QUEUE\_115\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.497 QUEUE\_115\_C Register (offset = 2738h) [reset = 0h]

QUEUE\_115\_C is shown in Figure 16-773 and described in Table 16-787.

| Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   | Figure 16-773. QUEUE_115_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-787. QUEUE\_115\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.498 QUEUE\_115\_D Register (offset = 273Ch) [reset = 0h]

QUEUE\_115\_D is shown in Figure 16-774 and described in Table 16-788.

| Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   | Figure 16-774. QUEUE_115_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-788. QUEUE\_115\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.499 QUEUE\_116\_A Register (offset = 2740h) [reset = 0h]

QUEUE\_116\_A is shown in Figure 16-775 and described in Table 16-789.

## Figure 16-775. QUEUE\_116\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-789. QUEUE\_116\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.500 QUEUE\_116\_B Register (offset = 2744h) [reset = 0h]

QUEUE\_116\_B is shown in Figure 16-776 and described in Table 16-790.

## Figure 16-776. QUEUE\_116\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-790. QUEUE\_116\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.501 QUEUE\_116\_C Register (offset = 2748h) [reset = 0h]

QUEUE\_116\_C is shown in Figure 16-777 and described in Table 16-791.

| Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   | Figure 16-777. QUEUE_116_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-791. QUEUE\_116\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.502 QUEUE\_116\_D Register (offset = 274Ch) [reset = 0h]

QUEUE\_116\_D is shown in Figure 16-778 and described in Table 16-792.

| Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   | Figure 16-778. QUEUE_116_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-792. QUEUE\_116\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.503 QUEUE\_117\_A Register (offset = 2750h) [reset = 0h]

QUEUE\_117\_A is shown in Figure 16-779 and described in Table 16-793.

## Figure 16-779. QUEUE\_117\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-793. QUEUE\_117\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.504 QUEUE\_117\_B Register (offset = 2754h) [reset = 0h]

QUEUE\_117\_B is shown in Figure 16-780 and described in Table 16-794.

## Figure 16-780. QUEUE\_117\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-794. QUEUE\_117\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.505 QUEUE\_117\_C Register (offset = 2758h) [reset = 0h]

QUEUE\_117\_C is shown in Figure 16-781 and described in Table 16-795.

| Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   | Figure 16-781. QUEUE_117_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-795. QUEUE\_117\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.506 QUEUE\_117\_D Register (offset = 275Ch) [reset = 0h]

QUEUE\_117\_D is shown in Figure 16-782 and described in Table 16-796.

| Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   | Figure 16-782. QUEUE_117_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-796. QUEUE\_117\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.507 QUEUE\_118\_A Register (offset = 2760h) [reset = 0h]

QUEUE\_118\_A is shown in Figure 16-783 and described in Table 16-797.

## Figure 16-783. QUEUE\_118\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-797. QUEUE\_118\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.508 QUEUE\_118\_B Register (offset = 2764h) [reset = 0h]

QUEUE\_118\_B is shown in Figure 16-784 and described in Table 16-798.

## Figure 16-784. QUEUE\_118\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-798. QUEUE\_118\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.509 QUEUE\_118\_C Register (offset = 2768h) [reset = 0h]

QUEUE\_118\_C is shown in Figure 16-785 and described in Table 16-799.

| Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   | Figure 16-785. QUEUE_118_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-799. QUEUE\_118\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.510 QUEUE\_118\_D Register (offset = 276Ch) [reset = 0h]

QUEUE\_118\_D is shown in Figure 16-786 and described in Table 16-800.

| Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   | Figure 16-786. QUEUE_118_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-800. QUEUE\_118\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.511 QUEUE\_119\_A Register (offset = 2770h) [reset = 0h]

QUEUE\_119\_A is shown in Figure 16-787 and described in Table 16-801.

## Figure 16-787. QUEUE\_119\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-801. QUEUE\_119\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.512 QUEUE\_119\_B Register (offset = 2774h) [reset = 0h]

QUEUE\_119\_B is shown in Figure 16-788 and described in Table 16-802.

## Figure 16-788. QUEUE\_119\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-802. QUEUE\_119\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.513 QUEUE\_119\_C Register (offset = 2778h) [reset = 0h]

QUEUE\_119\_C is shown in Figure 16-789 and described in Table 16-803.

| Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   | Figure 16-789. QUEUE_119_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-803. QUEUE\_119\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.514 QUEUE\_119\_D Register (offset = 277Ch) [reset = 0h]

QUEUE\_119\_D is shown in Figure 16-790 and described in Table 16-804.

| Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   | Figure 16-790. QUEUE_119_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-804. QUEUE\_119\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.515 QUEUE\_120\_A Register (offset = 2780h) [reset = 0h]

QUEUE\_120\_A is shown in Figure 16-791 and described in Table 16-805.

## Figure 16-791. QUEUE\_120\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-805. QUEUE\_120\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.516 QUEUE\_120\_B Register (offset = 2784h) [reset = 0h]

QUEUE\_120\_B is shown in Figure 16-792 and described in Table 16-806.

## Figure 16-792. QUEUE\_120\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-806. QUEUE\_120\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.517 QUEUE\_120\_C Register (offset = 2788h) [reset = 0h]

QUEUE\_120\_C is shown in Figure 16-793 and described in Table 16-807.

| Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   | Figure 16-793. QUEUE_120_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-807. QUEUE\_120\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.518 QUEUE\_120\_D Register (offset = 278Ch) [reset = 0h]

QUEUE\_120\_D is shown in Figure 16-794 and described in Table 16-808.

| Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   | Figure 16-794. QUEUE_120_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-808. QUEUE\_120\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.519 QUEUE\_121\_A Register (offset = 2790h) [reset = 0h]

QUEUE\_121\_A is shown in Figure 16-795 and described in Table 16-809.

## Figure 16-795. QUEUE\_121\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-809. QUEUE\_121\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.520 QUEUE\_121\_B Register (offset = 2794h) [reset = 0h]

QUEUE\_121\_B is shown in Figure 16-796 and described in Table 16-810.

## Figure 16-796. QUEUE\_121\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-810. QUEUE\_121\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.521 QUEUE\_121\_C Register (offset = 2798h) [reset = 0h]

QUEUE\_121\_C is shown in Figure 16-797 and described in Table 16-811.

| Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   | Figure 16-797. QUEUE_121_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-811. QUEUE\_121\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.522 QUEUE\_121\_D Register (offset = 279Ch) [reset = 0h]

QUEUE\_121\_D is shown in Figure 16-798 and described in Table 16-812.

| Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   | Figure 16-798. QUEUE_121_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-812. QUEUE\_121\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.523 QUEUE\_122\_A Register (offset = 27A0h) [reset = 0h]

QUEUE\_122\_A is shown in Figure 16-799 and described in Table 16-813.

## Figure 16-799. QUEUE\_122\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-813. QUEUE\_122\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.524 QUEUE\_122\_B Register (offset = 27A4h) [reset = 0h]

QUEUE\_122\_B is shown in Figure 16-800 and described in Table 16-814.

## Figure 16-800. QUEUE\_122\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-814. QUEUE\_122\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.525 QUEUE\_122\_C Register (offset = 27A8h) [reset = 0h]

QUEUE\_122\_C is shown in Figure 16-801 and described in Table 16-815.

| Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   | Figure 16-801. QUEUE_122_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-815. QUEUE\_122\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.526 QUEUE\_122\_D Register (offset = 27ACh) [reset = 0h]

QUEUE\_122\_D is shown in Figure 16-802 and described in Table 16-816.

| Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   | Figure 16-802. QUEUE_122_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-816. QUEUE\_122\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.527 QUEUE\_123\_A Register (offset = 27B0h) [reset = 0h]

QUEUE\_123\_A is shown in Figure 16-803 and described in Table 16-817.

## Figure 16-803. QUEUE\_123\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-817. QUEUE\_123\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.528 QUEUE\_123\_B Register (offset = 27B4h) [reset = 0h]

QUEUE\_123\_B is shown in Figure 16-804 and described in Table 16-818.

## Figure 16-804. QUEUE\_123\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-818. QUEUE\_123\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.529 QUEUE\_123\_C Register (offset = 27B8h) [reset = 0h]

QUEUE\_123\_C is shown in Figure 16-805 and described in Table 16-819.

| Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   | Figure 16-805. QUEUE_123_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-819. QUEUE\_123\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.530 QUEUE\_123\_D Register (offset = 27BCh) [reset = 0h]

QUEUE\_123\_D is shown in Figure 16-806 and described in Table 16-820.

| Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   | Figure 16-806. QUEUE_123_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-820. QUEUE\_123\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.531 QUEUE\_124\_A Register (offset = 27C0h) [reset = 0h]

QUEUE\_124\_A is shown in Figure 16-807 and described in Table 16-821.

## Figure 16-807. QUEUE\_124\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-821. QUEUE\_124\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.532 QUEUE\_124\_B Register (offset = 27C4h) [reset = 0h]

QUEUE\_124\_B is shown in Figure 16-808 and described in Table 16-822.

## Figure 16-808. QUEUE\_124\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-822. QUEUE\_124\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.533 QUEUE\_124\_C Register (offset = 27C8h) [reset = 0h]

QUEUE\_124\_C is shown in Figure 16-809 and described in Table 16-823.

| Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   | Figure 16-809. QUEUE_124_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-823. QUEUE\_124\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.534 QUEUE\_124\_D Register (offset = 27CCh) [reset = 0h]

QUEUE\_124\_D is shown in Figure 16-810 and described in Table 16-824.

| Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   | Figure 16-810. QUEUE_124_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-824. QUEUE\_124\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.535 QUEUE\_125\_A Register (offset = 27D0h) [reset = 0h]

QUEUE\_125\_A is shown in Figure 16-811 and described in Table 16-825.

## Figure 16-811. QUEUE\_125\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-825. QUEUE\_125\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.536 QUEUE\_125\_B Register (offset = 27D4h) [reset = 0h]

QUEUE\_125\_B is shown in Figure 16-812 and described in Table 16-826.

## Figure 16-812. QUEUE\_125\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-826. QUEUE\_125\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.537 QUEUE\_125\_C Register (offset = 27D8h) [reset = 0h]

QUEUE\_125\_C is shown in Figure 16-813 and described in Table 16-827.

| Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   | Figure 16-813. QUEUE_125_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-827. QUEUE\_125\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.538 QUEUE\_125\_D Register (offset = 27DCh) [reset = 0h]

QUEUE\_125\_D is shown in Figure 16-814 and described in Table 16-828.

| Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   | Figure 16-814. QUEUE_125_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-828. QUEUE\_125\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.539 QUEUE\_126\_A Register (offset = 27E0h) [reset = 0h]

QUEUE\_126\_A is shown in Figure 16-815 and described in Table 16-829.

## Figure 16-815. QUEUE\_126\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-829. QUEUE\_126\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.540 QUEUE\_126\_B Register (offset = 27E4h) [reset = 0h]

QUEUE\_126\_B is shown in Figure 16-816 and described in Table 16-830.

## Figure 16-816. QUEUE\_126\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-830. QUEUE\_126\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.541 QUEUE\_126\_C Register (offset = 27E8h) [reset = 0h]

QUEUE\_126\_C is shown in Figure 16-817 and described in Table 16-831.

| Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   | Figure 16-817. QUEUE_126_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-831. QUEUE\_126\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.542 QUEUE\_126\_D Register (offset = 27ECh) [reset = 0h]

QUEUE\_126\_D is shown in Figure 16-818 and described in Table 16-832.

| Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   | Figure 16-818. QUEUE_126_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-832. QUEUE\_126\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.543 QUEUE\_127\_A Register (offset = 27F0h) [reset = 0h]

QUEUE\_127\_A is shown in Figure 16-819 and described in Table 16-833.

## Figure 16-819. QUEUE\_127\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-833. QUEUE\_127\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.544 QUEUE\_127\_B Register (offset = 27F4h) [reset = 0h]

QUEUE\_127\_B is shown in Figure 16-820 and described in Table 16-834.

## Figure 16-820. QUEUE\_127\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-834. QUEUE\_127\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.545 QUEUE\_127\_C Register (offset = 27F8h) [reset = 0h]

QUEUE\_127\_C is shown in Figure 16-821 and described in Table 16-835.

| Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   | Figure 16-821. QUEUE_127_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-835. QUEUE\_127\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.546 QUEUE\_127\_D Register (offset = 27FCh) [reset = 0h]

QUEUE\_127\_D is shown in Figure 16-822 and described in Table 16-836.

| Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   | Figure 16-822. QUEUE_127_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-836. QUEUE\_127\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.547 QUEUE\_128\_A Register (offset = 2800h) [reset = 0h]

QUEUE\_128\_A is shown in Figure 16-823 and described in Table 16-837.

## Figure 16-823. QUEUE\_128\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-837. QUEUE\_128\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.548 QUEUE\_128\_B Register (offset = 2804h) [reset = 0h]

QUEUE\_128\_B is shown in Figure 16-824 and described in Table 16-838.

## Figure 16-824. QUEUE\_128\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-838. QUEUE\_128\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.549 QUEUE\_128\_C Register (offset = 2808h) [reset = 0h]

QUEUE\_128\_C is shown in Figure 16-825 and described in Table 16-839.

| Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   | Figure 16-825. QUEUE_128_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-839. QUEUE\_128\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.550 QUEUE\_128\_D Register (offset = 280Ch) [reset = 0h]

QUEUE\_128\_D is shown in Figure 16-826 and described in Table 16-840.

| Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   | Figure 16-826. QUEUE_128_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-840. QUEUE\_128\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.551 QUEUE\_129\_A Register (offset = 2810h) [reset = 0h]

QUEUE\_129\_A is shown in Figure 16-827 and described in Table 16-841.

## Figure 16-827. QUEUE\_129\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-841. QUEUE\_129\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.552 QUEUE\_129\_B Register (offset = 2814h) [reset = 0h]

QUEUE\_129\_B is shown in Figure 16-828 and described in Table 16-842.

## Figure 16-828. QUEUE\_129\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-842. QUEUE\_129\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.553 QUEUE\_129\_C Register (offset = 2818h) [reset = 0h]

QUEUE\_129\_C is shown in Figure 16-829 and described in Table 16-843.

| Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   | Figure 16-829. QUEUE_129_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-843. QUEUE\_129\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.554 QUEUE\_129\_D Register (offset = 281Ch) [reset = 0h]

QUEUE\_129\_D is shown in Figure 16-830 and described in Table 16-844.

| Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   | Figure 16-830. QUEUE_129_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-844. QUEUE\_129\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.555 QUEUE\_130\_A Register (offset = 2820h) [reset = 0h]

QUEUE\_130\_A is shown in Figure 16-831 and described in Table 16-845.

## Figure 16-831. QUEUE\_130\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-845. QUEUE\_130\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.556 QUEUE\_130\_B Register (offset = 2824h) [reset = 0h]

QUEUE\_130\_B is shown in Figure 16-832 and described in Table 16-846.

## Figure 16-832. QUEUE\_130\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-846. QUEUE\_130\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.557 QUEUE\_130\_C Register (offset = 2828h) [reset = 0h]

QUEUE\_130\_C is shown in Figure 16-833 and described in Table 16-847.

| Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   | Figure 16-833. QUEUE_130_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-847. QUEUE\_130\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.558 QUEUE\_130\_D Register (offset = 282Ch) [reset = 0h]

QUEUE\_130\_D is shown in Figure 16-834 and described in Table 16-848.

| Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   | Figure 16-834. QUEUE_130_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-848. QUEUE\_130\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.559 QUEUE\_131\_A Register (offset = 2830h) [reset = 0h]

QUEUE\_131\_A is shown in Figure 16-835 and described in Table 16-849.

## Figure 16-835. QUEUE\_131\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-849. QUEUE\_131\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.560 QUEUE\_131\_B Register (offset = 2834h) [reset = 0h]

QUEUE\_131\_B is shown in Figure 16-836 and described in Table 16-850.

## Figure 16-836. QUEUE\_131\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-850. QUEUE\_131\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.561 QUEUE\_131\_C Register (offset = 2838h) [reset = 0h]

QUEUE\_131\_C is shown in Figure 16-837 and described in Table 16-851.

| Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   | Figure 16-837. QUEUE_131_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-851. QUEUE\_131\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.562 QUEUE\_131\_D Register (offset = 283Ch) [reset = 0h]

QUEUE\_131\_D is shown in Figure 16-838 and described in Table 16-852.

| Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   | Figure 16-838. QUEUE_131_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-852. QUEUE\_131\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.563 QUEUE\_132\_A Register (offset = 2840h) [reset = 0h]

QUEUE\_132\_A is shown in Figure 16-839 and described in Table 16-853.

## Figure 16-839. QUEUE\_132\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-853. QUEUE\_132\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.564 QUEUE\_132\_B Register (offset = 2844h) [reset = 0h]

QUEUE\_132\_B is shown in Figure 16-840 and described in Table 16-854.

## Figure 16-840. QUEUE\_132\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-854. QUEUE\_132\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.565 QUEUE\_132\_C Register (offset = 2848h) [reset = 0h]

QUEUE\_132\_C is shown in Figure 16-841 and described in Table 16-855.

| Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   | Figure 16-841. QUEUE_132_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-855. QUEUE\_132\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.566 QUEUE\_132\_D Register (offset = 284Ch) [reset = 0h]

QUEUE\_132\_D is shown in Figure 16-842 and described in Table 16-856.

| Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   | Figure 16-842. QUEUE_132_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-856. QUEUE\_132\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.567 QUEUE\_133\_A Register (offset = 2850h) [reset = 0h]

QUEUE\_133\_A is shown in Figure 16-843 and described in Table 16-857.

## Figure 16-843. QUEUE\_133\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-857. QUEUE\_133\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.568 QUEUE\_133\_B Register (offset = 2854h) [reset = 0h]

QUEUE\_133\_B is shown in Figure 16-844 and described in Table 16-858.

## Figure 16-844. QUEUE\_133\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-858. QUEUE\_133\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.569 QUEUE\_133\_C Register (offset = 2858h) [reset = 0h]

QUEUE\_133\_C is shown in Figure 16-845 and described in Table 16-859.

| Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   | Figure 16-845. QUEUE_133_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-859. QUEUE\_133\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.570 QUEUE\_133\_D Register (offset = 285Ch) [reset = 0h]

QUEUE\_133\_D is shown in Figure 16-846 and described in Table 16-860.

| Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   | Figure 16-846. QUEUE_133_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-860. QUEUE\_133\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.571 QUEUE\_134\_A Register (offset = 2860h) [reset = 0h]

QUEUE\_134\_A is shown in Figure 16-847 and described in Table 16-861.

## Figure 16-847. QUEUE\_134\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-861. QUEUE\_134\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.572 QUEUE\_134\_B Register (offset = 2864h) [reset = 0h]

QUEUE\_134\_B is shown in Figure 16-848 and described in Table 16-862.

## Figure 16-848. QUEUE\_134\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-862. QUEUE\_134\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.573 QUEUE\_134\_C Register (offset = 2868h) [reset = 0h]

QUEUE\_134\_C is shown in Figure 16-849 and described in Table 16-863.

| Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   | Figure 16-849. QUEUE_134_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-863. QUEUE\_134\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.574 QUEUE\_134\_D Register (offset = 286Ch) [reset = 0h]

QUEUE\_134\_D is shown in Figure 16-850 and described in Table 16-864.

| Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   | Figure 16-850. QUEUE_134_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-864. QUEUE\_134\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.575 QUEUE\_135\_A Register (offset = 2870h) [reset = 0h]

QUEUE\_135\_A is shown in Figure 16-851 and described in Table 16-865.

## Figure 16-851. QUEUE\_135\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-865. QUEUE\_135\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.576 QUEUE\_135\_B Register (offset = 2874h) [reset = 0h]

QUEUE\_135\_B is shown in Figure 16-852 and described in Table 16-866.

## Figure 16-852. QUEUE\_135\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-866. QUEUE\_135\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.577 QUEUE\_135\_C Register (offset = 2878h) [reset = 0h]

QUEUE\_135\_C is shown in Figure 16-853 and described in Table 16-867.

| Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   | Figure 16-853. QUEUE_135_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-867. QUEUE\_135\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.578 QUEUE\_135\_D Register (offset = 287Ch) [reset = 0h]

QUEUE\_135\_D is shown in Figure 16-854 and described in Table 16-868.

| Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   | Figure 16-854. QUEUE_135_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-868. QUEUE\_135\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.579 QUEUE\_136\_A Register (offset = 2880h) [reset = 0h]

QUEUE\_136\_A is shown in Figure 16-855 and described in Table 16-869.

## Figure 16-855. QUEUE\_136\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-869. QUEUE\_136\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.580 QUEUE\_136\_B Register (offset = 2884h) [reset = 0h]

QUEUE\_136\_B is shown in Figure 16-856 and described in Table 16-870.

## Figure 16-856. QUEUE\_136\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-870. QUEUE\_136\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.581 QUEUE\_136\_C Register (offset = 2888h) [reset = 0h]

QUEUE\_136\_C is shown in Figure 16-857 and described in Table 16-871.

| Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   | Figure 16-857. QUEUE_136_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-871. QUEUE\_136\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.582 QUEUE\_136\_D Register (offset = 288Ch) [reset = 0h]

QUEUE\_136\_D is shown in Figure 16-858 and described in Table 16-872.

| Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   | Figure 16-858. QUEUE_136_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-872. QUEUE\_136\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.583 QUEUE\_137\_A Register (offset = 2890h) [reset = 0h]

QUEUE\_137\_A is shown in Figure 16-859 and described in Table 16-873.

## Figure 16-859. QUEUE\_137\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-873. QUEUE\_137\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.584 QUEUE\_137\_B Register (offset = 2894h) [reset = 0h]

QUEUE\_137\_B is shown in Figure 16-860 and described in Table 16-874.

## Figure 16-860. QUEUE\_137\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-874. QUEUE\_137\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.585 QUEUE\_137\_C Register (offset = 2898h) [reset = 0h]

QUEUE\_137\_C is shown in Figure 16-861 and described in Table 16-875.

| Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   | Figure 16-861. QUEUE_137_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-875. QUEUE\_137\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.586 QUEUE\_137\_D Register (offset = 289Ch) [reset = 0h]

QUEUE\_137\_D is shown in Figure 16-862 and described in Table 16-876.

| Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   | Figure 16-862. QUEUE_137_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-876. QUEUE\_137\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.587 QUEUE\_138\_A Register (offset = 28A0h) [reset = 0h]

QUEUE\_138\_A is shown in Figure 16-863 and described in Table 16-877.

## Figure 16-863. QUEUE\_138\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-877. QUEUE\_138\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.588 QUEUE\_138\_B Register (offset = 28A4h) [reset = 0h]

QUEUE\_138\_B is shown in Figure 16-864 and described in Table 16-878.

## Figure 16-864. QUEUE\_138\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-878. QUEUE\_138\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.589 QUEUE\_138\_C Register (offset = 28A8h) [reset = 0h]

QUEUE\_138\_C is shown in Figure 16-865 and described in Table 16-879.

| Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   | Figure 16-865. QUEUE_138_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-879. QUEUE\_138\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.590 QUEUE\_138\_D Register (offset = 28ACh) [reset = 0h]

QUEUE\_138\_D is shown in Figure 16-866 and described in Table 16-880.

| Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   | Figure 16-866. QUEUE_138_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-880. QUEUE\_138\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.591 QUEUE\_139\_A Register (offset = 28B0h) [reset = 0h]

QUEUE\_139\_A is shown in Figure 16-867 and described in Table 16-881.

## Figure 16-867. QUEUE\_139\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-881. QUEUE\_139\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.592 QUEUE\_139\_B Register (offset = 28B4h) [reset = 0h]

QUEUE\_139\_B is shown in Figure 16-868 and described in Table 16-882.

## Figure 16-868. QUEUE\_139\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-882. QUEUE\_139\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.593 QUEUE\_139\_C Register (offset = 28B8h) [reset = 0h]

QUEUE\_139\_C is shown in Figure 16-869 and described in Table 16-883.

| Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   | Figure 16-869. QUEUE_139_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-883. QUEUE\_139\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.594 QUEUE\_139\_D Register (offset = 28BCh) [reset = 0h]

QUEUE\_139\_D is shown in Figure 16-870 and described in Table 16-884.

| Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   | Figure 16-870. QUEUE_139_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-884. QUEUE\_139\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.595 QUEUE\_140\_A Register (offset = 28C0h) [reset = 0h]

QUEUE\_140\_A is shown in Figure 16-871 and described in Table 16-885.

## Figure 16-871. QUEUE\_140\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-885. QUEUE\_140\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.596 QUEUE\_140\_B Register (offset = 28C4h) [reset = 0h]

QUEUE\_140\_B is shown in Figure 16-872 and described in Table 16-886.

## Figure 16-872. QUEUE\_140\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-886. QUEUE\_140\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.597 QUEUE\_140\_C Register (offset = 28C8h) [reset = 0h]

QUEUE\_140\_C is shown in Figure 16-873 and described in Table 16-887.

| Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   | Figure 16-873. QUEUE_140_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-887. QUEUE\_140\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.598 QUEUE\_140\_D Register (offset = 28CCh) [reset = 0h]

QUEUE\_140\_D is shown in Figure 16-874 and described in Table 16-888.

| Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   | Figure 16-874. QUEUE_140_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-888. QUEUE\_140\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.599 QUEUE\_141\_A Register (offset = 28D0h) [reset = 0h]

QUEUE\_141\_A is shown in Figure 16-875 and described in Table 16-889.

## Figure 16-875. QUEUE\_141\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-889. QUEUE\_141\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.600 QUEUE\_141\_B Register (offset = 28D4h) [reset = 0h]

QUEUE\_141\_B is shown in Figure 16-876 and described in Table 16-890.

## Figure 16-876. QUEUE\_141\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-890. QUEUE\_141\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.601 QUEUE\_141\_C Register (offset = 28D8h) [reset = 0h]

QUEUE\_141\_C is shown in Figure 16-877 and described in Table 16-891.

| Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   | Figure 16-877. QUEUE_141_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-891. QUEUE\_141\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.602 QUEUE\_141\_D Register (offset = 28DCh) [reset = 0h]

QUEUE\_141\_D is shown in Figure 16-878 and described in Table 16-892.

| Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   | Figure 16-878. QUEUE_141_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-892. QUEUE\_141\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.603 QUEUE\_142\_A Register (offset = 28E0h) [reset = 0h]

QUEUE\_142\_A is shown in Figure 16-879 and described in Table 16-893.

## Figure 16-879. QUEUE\_142\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-893. QUEUE\_142\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.604 QUEUE\_142\_B Register (offset = 28E4h) [reset = 0h]

QUEUE\_142\_B is shown in Figure 16-880 and described in Table 16-894.

## Figure 16-880. QUEUE\_142\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-894. QUEUE\_142\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.605 QUEUE\_142\_C Register (offset = 28E8h) [reset = 0h]

QUEUE\_142\_C is shown in Figure 16-881 and described in Table 16-895.

| Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   | Figure 16-881. QUEUE_142_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-895. QUEUE\_142\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.606 QUEUE\_142\_D Register (offset = 28ECh) [reset = 0h]

QUEUE\_142\_D is shown in Figure 16-882 and described in Table 16-896.

| Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   | Figure 16-882. QUEUE_142_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-896. QUEUE\_142\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.607 QUEUE\_143\_A Register (offset = 28F0h) [reset = 0h]

QUEUE\_143\_A is shown in Figure 16-883 and described in Table 16-897.

## Figure 16-883. QUEUE\_143\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-897. QUEUE\_143\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.608 QUEUE\_143\_B Register (offset = 28F4h) [reset = 0h]

QUEUE\_143\_B is shown in Figure 16-884 and described in Table 16-898.

## Figure 16-884. QUEUE\_143\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-898. QUEUE\_143\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.609 QUEUE\_143\_C Register (offset = 28F8h) [reset = 0h]

QUEUE\_143\_C is shown in Figure 16-885 and described in Table 16-899.

| Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   | Figure 16-885. QUEUE_143_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-899. QUEUE\_143\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.610 QUEUE\_143\_D Register (offset = 28FCh) [reset = 0h]

QUEUE\_143\_D is shown in Figure 16-886 and described in Table 16-900.

| Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   | Figure 16-886. QUEUE_143_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-900. QUEUE\_143\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.611 QUEUE\_144\_A Register (offset = 2900h) [reset = 0h]

QUEUE\_144\_A is shown in Figure 16-887 and described in Table 16-901.

## Figure 16-887. QUEUE\_144\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-901. QUEUE\_144\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.612 QUEUE\_144\_B Register (offset = 2904h) [reset = 0h]

QUEUE\_144\_B is shown in Figure 16-888 and described in Table 16-902.

## Figure 16-888. QUEUE\_144\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-902. QUEUE\_144\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.613 QUEUE\_144\_C Register (offset = 2908h) [reset = 0h]

QUEUE\_144\_C is shown in Figure 16-889 and described in Table 16-903.

| Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   | Figure 16-889. QUEUE_144_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-903. QUEUE\_144\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.614 QUEUE\_144\_D Register (offset = 290Ch) [reset = 0h]

QUEUE\_144\_D is shown in Figure 16-890 and described in Table 16-904.

| Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   | Figure 16-890. QUEUE_144_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-904. QUEUE\_144\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.615 QUEUE\_145\_A Register (offset = 2910h) [reset = 0h]

QUEUE\_145\_A is shown in Figure 16-891 and described in Table 16-905.

## Figure 16-891. QUEUE\_145\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-905. QUEUE\_145\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.616 QUEUE\_145\_B Register (offset = 2914h) [reset = 0h]

QUEUE\_145\_B is shown in Figure 16-892 and described in Table 16-906.

## Figure 16-892. QUEUE\_145\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-906. QUEUE\_145\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.617 QUEUE\_145\_C Register (offset = 2918h) [reset = 0h]

QUEUE\_145\_C is shown in Figure 16-893 and described in Table 16-907.

| Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   | Figure 16-893. QUEUE_145_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-907. QUEUE\_145\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.618 QUEUE\_145\_D Register (offset = 291Ch) [reset = 0h]

QUEUE\_145\_D is shown in Figure 16-894 and described in Table 16-908.

| Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   | Figure 16-894. QUEUE_145_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-908. QUEUE\_145\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.619 QUEUE\_146\_A Register (offset = 2920h) [reset = 0h]

QUEUE\_146\_A is shown in Figure 16-895 and described in Table 16-909.

## Figure 16-895. QUEUE\_146\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-909. QUEUE\_146\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.620 QUEUE\_146\_B Register (offset = 2924h) [reset = 0h]

QUEUE\_146\_B is shown in Figure 16-896 and described in Table 16-910.

## Figure 16-896. QUEUE\_146\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-910. QUEUE\_146\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.621 QUEUE\_146\_C Register (offset = 2928h) [reset = 0h]

QUEUE\_146\_C is shown in Figure 16-897 and described in Table 16-911.

| Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   | Figure 16-897. QUEUE_146_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-911. QUEUE\_146\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.622 QUEUE\_146\_D Register (offset = 292Ch) [reset = 0h]

QUEUE\_146\_D is shown in Figure 16-898 and described in Table 16-912.

| Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   | Figure 16-898. QUEUE_146_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-912. QUEUE\_146\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.623 QUEUE\_147\_A Register (offset = 2930h) [reset = 0h]

QUEUE\_147\_A is shown in Figure 16-899 and described in Table 16-913.

## Figure 16-899. QUEUE\_147\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-913. QUEUE\_147\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.624 QUEUE\_147\_B Register (offset = 2934h) [reset = 0h]

QUEUE\_147\_B is shown in Figure 16-900 and described in Table 16-914.

## Figure 16-900. QUEUE\_147\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-914. QUEUE\_147\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.625 QUEUE\_147\_C Register (offset = 2938h) [reset = 0h]

QUEUE\_147\_C is shown in Figure 16-901 and described in Table 16-915.

| Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   | Figure 16-901. QUEUE_147_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-915. QUEUE\_147\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.626 QUEUE\_147\_D Register (offset = 293Ch) [reset = 0h]

QUEUE\_147\_D is shown in Figure 16-902 and described in Table 16-916.

| Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   | Figure 16-902. QUEUE_147_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-916. QUEUE\_147\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.627 QUEUE\_148\_A Register (offset = 2940h) [reset = 0h]

QUEUE\_148\_A is shown in Figure 16-903 and described in Table 16-917.

## Figure 16-903. QUEUE\_148\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-917. QUEUE\_148\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.628 QUEUE\_148\_B Register (offset = 2944h) [reset = 0h]

QUEUE\_148\_B is shown in Figure 16-904 and described in Table 16-918.

## Figure 16-904. QUEUE\_148\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-918. QUEUE\_148\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.629 QUEUE\_148\_C Register (offset = 2948h) [reset = 0h]

QUEUE\_148\_C is shown in Figure 16-905 and described in Table 16-919.

| Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   | Figure 16-905. QUEUE_148_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-919. QUEUE\_148\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.630 QUEUE\_148\_D Register (offset = 294Ch) [reset = 0h]

QUEUE\_148\_D is shown in Figure 16-906 and described in Table 16-920.

| Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   | Figure 16-906. QUEUE_148_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-920. QUEUE\_148\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.631 QUEUE\_149\_A Register (offset = 2950h) [reset = 0h]

QUEUE\_149\_A is shown in Figure 16-907 and described in Table 16-921.

## Figure 16-907. QUEUE\_149\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-921. QUEUE\_149\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.632 QUEUE\_149\_B Register (offset = 2954h) [reset = 0h]

QUEUE\_149\_B is shown in Figure 16-908 and described in Table 16-922.

## Figure 16-908. QUEUE\_149\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-922. QUEUE\_149\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.633 QUEUE\_149\_C Register (offset = 2958h) [reset = 0h]

QUEUE\_149\_C is shown in Figure 16-909 and described in Table 16-923.

| Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   | Figure 16-909. QUEUE_149_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-923. QUEUE\_149\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.634 QUEUE\_149\_D Register (offset = 295Ch) [reset = 0h]

QUEUE\_149\_D is shown in Figure 16-910 and described in Table 16-924.

| Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   | Figure 16-910. QUEUE_149_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-924. QUEUE\_149\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.635 QUEUE\_150\_A Register (offset = 2960h) [reset = 0h]

QUEUE\_150\_A is shown in Figure 16-911 and described in Table 16-925.

## Figure 16-911. QUEUE\_150\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-925. QUEUE\_150\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.636 QUEUE\_150\_B Register (offset = 2964h) [reset = 0h]

QUEUE\_150\_B is shown in Figure 16-912 and described in Table 16-926.

## Figure 16-912. QUEUE\_150\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-926. QUEUE\_150\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.637 QUEUE\_150\_C Register (offset = 2968h) [reset = 0h]

QUEUE\_150\_C is shown in Figure 16-913 and described in Table 16-927.

| Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   | Figure 16-913. QUEUE_150_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-927. QUEUE\_150\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.638 QUEUE\_150\_D Register (offset = 296Ch) [reset = 0h]

QUEUE\_150\_D is shown in Figure 16-914 and described in Table 16-928.

| Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   | Figure 16-914. QUEUE_150_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-928. QUEUE\_150\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.639 QUEUE\_151\_A Register (offset = 2970h) [reset = 0h]

QUEUE\_151\_A is shown in Figure 16-915 and described in Table 16-929.

## Figure 16-915. QUEUE\_151\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-929. QUEUE\_151\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.640 QUEUE\_151\_B Register (offset = 2974h) [reset = 0h]

QUEUE\_151\_B is shown in Figure 16-916 and described in Table 16-930.

## Figure 16-916. QUEUE\_151\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-930. QUEUE\_151\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.641 QUEUE\_151\_C Register (offset = 2978h) [reset = 0h]

QUEUE\_151\_C is shown in Figure 16-917 and described in Table 16-931.

| Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   | Figure 16-917. QUEUE_151_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-931. QUEUE\_151\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.642 QUEUE\_151\_D Register (offset = 297Ch) [reset = 0h]

QUEUE\_151\_D is shown in Figure 16-918 and described in Table 16-932.

| Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   | Figure 16-918. QUEUE_151_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 16-932. QUEUE\_151\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.643 QUEUE\_152\_A Register (offset = 2980h) [reset = 0h]

QUEUE\_152\_A is shown in Figure 16-919 and described in Table 16-933.

## Figure 16-919. QUEUE\_152\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-933. QUEUE\_152\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.644 QUEUE\_152\_B Register (offset = 2984h) [reset = 0h]

QUEUE\_152\_B is shown in Figure 16-920 and described in Table 16-934.

## Figure 16-920. QUEUE\_152\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-934. QUEUE\_152\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.645 QUEUE\_152\_C Register (offset = 2988h) [reset = 0h]

QUEUE\_152\_C is shown in Figure 16-921 and described in Table 16-935.

| Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   | Figure 16-921. QUEUE_152_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-935. QUEUE\_152\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.646 QUEUE\_152\_D Register (offset = 298Ch) [reset = 0h]

QUEUE\_152\_D is shown in Figure 16-922 and described in Table 16-936.

| Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   | Figure 16-922. QUEUE_152_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-936. QUEUE\_152\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.647 QUEUE\_153\_A Register (offset = 2990h) [reset = 0h]

QUEUE\_153\_A is shown in Figure 16-923 and described in Table 16-937.

## Figure 16-923. QUEUE\_153\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-937. QUEUE\_153\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.648 QUEUE\_153\_B Register (offset = 2994h) [reset = 0h]

QUEUE\_153\_B is shown in Figure 16-924 and described in Table 16-938.

## Figure 16-924. QUEUE\_153\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-938. QUEUE\_153\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.649 QUEUE\_153\_C Register (offset = 2998h) [reset = 0h]

QUEUE\_153\_C is shown in Figure 16-925 and described in Table 16-939.

| Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   | Figure 16-925. QUEUE_153_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-939. QUEUE\_153\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.650 QUEUE\_153\_D Register (offset = 299Ch) [reset = 0h]

QUEUE\_153\_D is shown in Figure 16-926 and described in Table 16-940.

| Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   | Figure 16-926. QUEUE_153_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-940. QUEUE\_153\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.651 QUEUE\_154\_A Register (offset = 29A0h) [reset = 0h]

QUEUE\_154\_A is shown in Figure 16-927 and described in Table 16-941.

## Figure 16-927. QUEUE\_154\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-941. QUEUE\_154\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.652 QUEUE\_154\_B Register (offset = 29A4h) [reset = 0h]

QUEUE\_154\_B is shown in Figure 16-928 and described in Table 16-942.

## Figure 16-928. QUEUE\_154\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-942. QUEUE\_154\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.653 QUEUE\_154\_C Register (offset = 29A8h) [reset = 0h]

QUEUE\_154\_C is shown in Figure 16-929 and described in Table 16-943.

| Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   | Figure 16-929. QUEUE_154_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-943. QUEUE\_154\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.654 QUEUE\_154\_D Register (offset = 29ACh) [reset = 0h]

QUEUE\_154\_D is shown in Figure 16-930 and described in Table 16-944.

| Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   | Figure 16-930. QUEUE_154_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-944. QUEUE\_154\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.655 QUEUE\_155\_A Register (offset = 29B0h) [reset = 0h]

QUEUE\_155\_A is shown in Figure 16-931 and described in Table 16-945.

## Figure 16-931. QUEUE\_155\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-945. QUEUE\_155\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                                                                                                                                 |
|-------|-------------------|--------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.656 QUEUE\_155\_B Register (offset = 29B4h) [reset = 0h]

QUEUE\_155\_B is shown in Figure 16-932 and described in Table 16-946.

## Figure 16-932. QUEUE\_155\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-946. QUEUE\_155\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                             |
|-------|------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. |

Universal Serial Bus (USB)

## 16.4.7.657 QUEUE\_155\_C Register (offset = 29B8h) [reset = 0h]

QUEUE\_155\_C is shown in Figure 16-933 and described in Table 16-947.

| Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   | Figure 16-933. QUEUE_155_C Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| HEAD_TAIL                             | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| W-0                                   |                                       |                                       |                                       |                                       |                                       |                                       |                                       |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              | Reserved                              |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| Reserved                              | Reserved                              | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           | PACKET_SIZE                           |

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-947. QUEUE\_155\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                                                                                                      |
|-------|-------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31    | HEAD_TAIL   | W-0    |       0 | Head/Tail Push Control. Set to zero in order to push packet onto tail of queue and set to one in order to push packet onto head of queue.                                                        |
| 13-0  | PACKET_SIZE | R/W-0  |       0 | packet_size This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten. This field indicates packet size for packet pop operation. |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.658 QUEUE\_155\_D Register (offset = 29BCh) [reset = 0h]

QUEUE\_155\_D is shown in Figure 16-934 and described in Table 16-948.

| Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   | Figure 16-934. QUEUE_155_D Register   |
|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| 31                                    | 30                                    | 29                                    | 28                                    | 27                                    | 26                                    | 25                                    | 24                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 23                                    | 22                                    | 21                                    | 20                                    | 19                                    | 18                                    | 17                                    | 16                                    |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 15                                    | 14                                    | 13                                    | 12                                    | 11                                    | 10                                    | 9                                     | 8                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_PTR                              |
| R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 | R/W-0                                 |
| 7                                     | 6                                     | 5                                     | 4                                     | 3                                     | 2                                     | 1                                     | 0                                     |
| DESC_PTR                              | DESC_PTR                              | DESC_PTR                              | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             | DESC_SIZE                             |

R/W-0

R/W-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-948. QUEUE\_155\_D Register Field Descriptions

| Bit   | Field     | Type   |   Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|-----------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5  | DESC_PTR  | R/W-0  |       0 | Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 4-0   | DESC_SIZE | R/W-0  |       0 | Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read. Queue Manager Queue N Registers D To save hardware resources, the queue manager internally stores descriptor size (desc_size) information in four bits. However, register D has five LSBs that specify descriptor size. As a consequence, the value of desc_size that is pushed may not be same as that is read during a pop. The value that is read back is equal to always rounded to an odd number. So, for even values, the value read back is one more than what was written. For odd values, the value read back is same as the value that was written. Note that this 5-bit field (desc_size) is unrelated to the code for size of descriptors in a descriptor region. It is just a place holder for a 5-bit value that is maintained across the push and pop operations for every descriptor managed by the queue manager. |

Universal Serial Bus (USB)

## 16.4.7.659 QUEUE\_0\_STATUS\_A Register (offset = 3000h) [reset = 0h]

QUEUE\_0\_STATUS\_A is shown in Figure 16-935 and described in Table 16-949.

## Figure 16-935. QUEUE\_0\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-949. QUEUE\_0\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.660 QUEUE\_0\_STATUS\_B Register (offset = 3004h) [reset = 0h]

QUEUE\_0\_STATUS\_B is shown in Figure 16-936 and described in Table 16-950.

## Figure 16-936. QUEUE\_0\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-950. QUEUE\_0\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.661 QUEUE\_0\_STATUS\_C Register (offset = 3008h) [reset = 0h]

QUEUE\_0\_STATUS\_C is shown in Figure 16-937 and described in Table 16-951.

## Figure 16-937. QUEUE\_0\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-951. QUEUE\_0\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.662 QUEUE\_1\_STATUS\_A Register (offset = 3010h) [reset = 0h]

QUEUE\_1\_STATUS\_A is shown in Figure 16-938 and described in Table 16-952.

## Figure 16-938. QUEUE\_1\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-952. QUEUE\_1\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.663 QUEUE\_1\_STATUS\_B Register (offset = 3014h) [reset = 0h]

QUEUE\_1\_STATUS\_B is shown in Figure 16-939 and described in Table 16-953.

## Figure 16-939. QUEUE\_1\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-953. QUEUE\_1\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.664 QUEUE\_1\_STATUS\_C Register (offset = 3018h) [reset = 0h]

QUEUE\_1\_STATUS\_C is shown in Figure 16-940 and described in Table 16-954.

## Figure 16-940. QUEUE\_1\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-954. QUEUE\_1\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.665 QUEUE\_2\_STATUS\_A Register (offset = 3020h) [reset = 0h]

QUEUE\_2\_STATUS\_A is shown in Figure 16-941 and described in Table 16-955.

## Figure 16-941. QUEUE\_2\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-955. QUEUE\_2\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.666 QUEUE\_2\_STATUS\_B Register (offset = 3024h) [reset = 0h]

QUEUE\_2\_STATUS\_B is shown in Figure 16-942 and described in Table 16-956.

## Figure 16-942. QUEUE\_2\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-956. QUEUE\_2\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.667 QUEUE\_2\_STATUS\_C Register (offset = 3028h) [reset = 0h]

QUEUE\_2\_STATUS\_C is shown in Figure 16-943 and described in Table 16-957.

## Figure 16-943. QUEUE\_2\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-957. QUEUE\_2\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.668 QUEUE\_3\_STATUS\_A Register (offset = 3030h) [reset = 0h]

QUEUE\_3\_STATUS\_A is shown in Figure 16-944 and described in Table 16-958.

## Figure 16-944. QUEUE\_3\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-958. QUEUE\_3\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.669 QUEUE\_3\_STATUS\_B Register (offset = 3034h) [reset = 0h]

QUEUE\_3\_STATUS\_B is shown in Figure 16-945 and described in Table 16-959.

## Figure 16-945. QUEUE\_3\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-959. QUEUE\_3\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.670 QUEUE\_3\_STATUS\_C Register (offset = 3038h) [reset = 0h]

QUEUE\_3\_STATUS\_C is shown in Figure 16-946 and described in Table 16-960.

## Figure 16-946. QUEUE\_3\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-960. QUEUE\_3\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.671 QUEUE\_4\_STATUS\_A Register (offset = 3040h) [reset = 0h]

QUEUE\_4\_STATUS\_A is shown in Figure 16-947 and described in Table 16-961.

## Figure 16-947. QUEUE\_4\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-961. QUEUE\_4\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.672 QUEUE\_4\_STATUS\_B Register (offset = 3044h) [reset = 0h]

QUEUE\_4\_STATUS\_B is shown in Figure 16-948 and described in Table 16-962.

## Figure 16-948. QUEUE\_4\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-962. QUEUE\_4\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.673 QUEUE\_4\_STATUS\_C Register (offset = 3048h) [reset = 0h]

QUEUE\_4\_STATUS\_C is shown in Figure 16-949 and described in Table 16-963.

## Figure 16-949. QUEUE\_4\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-963. QUEUE\_4\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.674 QUEUE\_5\_STATUS\_A Register (offset = 3050h) [reset = 0h]

QUEUE\_5\_STATUS\_A is shown in Figure 16-950 and described in Table 16-964.

## Figure 16-950. QUEUE\_5\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-964. QUEUE\_5\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.675 QUEUE\_5\_STATUS\_B Register (offset = 3054h) [reset = 0h]

QUEUE\_5\_STATUS\_B is shown in Figure 16-951 and described in Table 16-965.

## Figure 16-951. QUEUE\_5\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-965. QUEUE\_5\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.676 QUEUE\_5\_STATUS\_C Register (offset = 3058h) [reset = 0h]

QUEUE\_5\_STATUS\_C is shown in Figure 16-952 and described in Table 16-966.

## Figure 16-952. QUEUE\_5\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-966. QUEUE\_5\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.677 QUEUE\_6\_STATUS\_A Register (offset = 3060h) [reset = 0h]

QUEUE\_6\_STATUS\_A is shown in Figure 16-953 and described in Table 16-967.

## Figure 16-953. QUEUE\_6\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-967. QUEUE\_6\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.678 QUEUE\_6\_STATUS\_B Register (offset = 3064h) [reset = 0h]

QUEUE\_6\_STATUS\_B is shown in Figure 16-954 and described in Table 16-968.

## Figure 16-954. QUEUE\_6\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-968. QUEUE\_6\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.679 QUEUE\_6\_STATUS\_C Register (offset = 3068h) [reset = 0h]

QUEUE\_6\_STATUS\_C is shown in Figure 16-955 and described in Table 16-969.

## Figure 16-955. QUEUE\_6\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-969. QUEUE\_6\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.680 QUEUE\_7\_STATUS\_A Register (offset = 3070h) [reset = 0h]

QUEUE\_7\_STATUS\_A is shown in Figure 16-956 and described in Table 16-970.

## Figure 16-956. QUEUE\_7\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-970. QUEUE\_7\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.681 QUEUE\_7\_STATUS\_B Register (offset = 3074h) [reset = 0h]

QUEUE\_7\_STATUS\_B is shown in Figure 16-957 and described in Table 16-971.

## Figure 16-957. QUEUE\_7\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-971. QUEUE\_7\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.682 QUEUE\_7\_STATUS\_C Register (offset = 3078h) [reset = 0h]

QUEUE\_7\_STATUS\_C is shown in Figure 16-958 and described in Table 16-972.

## Figure 16-958. QUEUE\_7\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-972. QUEUE\_7\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.683 QUEUE\_8\_STATUS\_A Register (offset = 3080h) [reset = 0h]

QUEUE\_8\_STATUS\_A is shown in Figure 16-959 and described in Table 16-973.

## Figure 16-959. QUEUE\_8\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-973. QUEUE\_8\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.684 QUEUE\_8\_STATUS\_B Register (offset = 3084h) [reset = 0h]

QUEUE\_8\_STATUS\_B is shown in Figure 16-960 and described in Table 16-974.

## Figure 16-960. QUEUE\_8\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-974. QUEUE\_8\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.685 QUEUE\_8\_STATUS\_C Register (offset = 3088h) [reset = 0h]

QUEUE\_8\_STATUS\_C is shown in Figure 16-961 and described in Table 16-975.

## Figure 16-961. QUEUE\_8\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-975. QUEUE\_8\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.686 QUEUE\_9\_STATUS\_A Register (offset = 3090h) [reset = 0h]

QUEUE\_9\_STATUS\_A is shown in Figure 16-962 and described in Table 16-976.

## Figure 16-962. QUEUE\_9\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-976. QUEUE\_9\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.687 QUEUE\_9\_STATUS\_B Register (offset = 3094h) [reset = 0h]

QUEUE\_9\_STATUS\_B is shown in Figure 16-963 and described in Table 16-977.

## Figure 16-963. QUEUE\_9\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-977. QUEUE\_9\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.688 QUEUE\_9\_STATUS\_C Register (offset = 3098h) [reset = 0h]

QUEUE\_9\_STATUS\_C is shown in Figure 16-964 and described in Table 16-978.

## Figure 16-964. QUEUE\_9\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-978. QUEUE\_9\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.689 QUEUE\_10\_STATUS\_A Register (offset = 30A0h) [reset = 0h]

QUEUE\_10\_STATUS\_A is shown in Figure 16-965 and described in Table 16-979.

## Figure 16-965. QUEUE\_10\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-979. QUEUE\_10\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.690 QUEUE\_10\_STATUS\_B Register (offset = 30A4h) [reset = 0h]

QUEUE\_10\_STATUS\_B is shown in Figure 16-966 and described in Table 16-980.

## Figure 16-966. QUEUE\_10\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-980. QUEUE\_10\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.691 QUEUE\_10\_STATUS\_C Register (offset = 30A8h) [reset = 0h]

QUEUE\_10\_STATUS\_C is shown in Figure 16-967 and described in Table 16-981.

## Figure 16-967. QUEUE\_10\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-981. QUEUE\_10\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.692 QUEUE\_11\_STATUS\_A Register (offset = 30B0h) [reset = 0h]

QUEUE\_11\_STATUS\_A is shown in Figure 16-968 and described in Table 16-982.

## Figure 16-968. QUEUE\_11\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-982. QUEUE\_11\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.693 QUEUE\_11\_STATUS\_B Register (offset = 30B4h) [reset = 0h]

QUEUE\_11\_STATUS\_B is shown in Figure 16-969 and described in Table 16-983.

## Figure 16-969. QUEUE\_11\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-983. QUEUE\_11\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.694 QUEUE\_11\_STATUS\_C Register (offset = 30B8h) [reset = 0h]

QUEUE\_11\_STATUS\_C is shown in Figure 16-970 and described in Table 16-984.

## Figure 16-970. QUEUE\_11\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-984. QUEUE\_11\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.695 QUEUE\_12\_STATUS\_A Register (offset = 30C0h) [reset = 0h]

QUEUE\_12\_STATUS\_A is shown in Figure 16-971 and described in Table 16-985.

## Figure 16-971. QUEUE\_12\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-985. QUEUE\_12\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.696 QUEUE\_12\_STATUS\_B Register (offset = 30C4h) [reset = 0h]

QUEUE\_12\_STATUS\_B is shown in Figure 16-972 and described in Table 16-986.

## Figure 16-972. QUEUE\_12\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-986. QUEUE\_12\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

## 16.4.7.697 QUEUE\_12\_STATUS\_C Register (offset = 30C8h) [reset = 0h]

QUEUE\_12\_STATUS\_C is shown in Figure 16-973 and described in Table 16-987.

## Figure 16-973. QUEUE\_12\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-987. QUEUE\_12\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.698 QUEUE\_13\_STATUS\_A Register (offset = 30D0h) [reset = 0h]

QUEUE\_13\_STATUS\_A is shown in Figure 16-974 and described in Table 16-988.

## Figure 16-974. QUEUE\_13\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-988. QUEUE\_13\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.699 QUEUE\_13\_STATUS\_B Register (offset = 30D4h) [reset = 0h]

QUEUE\_13\_STATUS\_B is shown in Figure 16-975 and described in Table 16-989.

## Figure 16-975. QUEUE\_13\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-989. QUEUE\_13\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.700 QUEUE\_13\_STATUS\_C Register (offset = 30D8h) [reset = 0h]

QUEUE\_13\_STATUS\_C is shown in Figure 16-976 and described in Table 16-990.

## Figure 16-976. QUEUE\_13\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-990. QUEUE\_13\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.701 QUEUE\_14\_STATUS\_A Register (offset = 30E0h) [reset = 0h]

QUEUE\_14\_STATUS\_A is shown in Figure 16-977 and described in Table 16-991.

## Figure 16-977. QUEUE\_14\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-991. QUEUE\_14\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.702 QUEUE\_14\_STATUS\_B Register (offset = 30E4h) [reset = 0h]

QUEUE\_14\_STATUS\_B is shown in Figure 16-978 and described in Table 16-992.

## Figure 16-978. QUEUE\_14\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-992. QUEUE\_14\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.703 QUEUE\_14\_STATUS\_C Register (offset = 30E8h) [reset = 0h]

QUEUE\_14\_STATUS\_C is shown in Figure 16-979 and described in Table 16-993.

## Figure 16-979. QUEUE\_14\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-993. QUEUE\_14\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.704 QUEUE\_15\_STATUS\_A Register (offset = 30F0h) [reset = 0h]

QUEUE\_15\_STATUS\_A is shown in Figure 16-980 and described in Table 16-994.

## Figure 16-980. QUEUE\_15\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-994. QUEUE\_15\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.705 QUEUE\_15\_STATUS\_B Register (offset = 30F4h) [reset = 0h]

QUEUE\_15\_STATUS\_B is shown in Figure 16-981 and described in Table 16-995.

## Figure 16-981. QUEUE\_15\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-995. QUEUE\_15\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.706 QUEUE\_15\_STATUS\_C Register (offset = 30F8h) [reset = 0h]

QUEUE\_15\_STATUS\_C is shown in Figure 16-982 and described in Table 16-996.

## Figure 16-982. QUEUE\_15\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-996. QUEUE\_15\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.707 QUEUE\_16\_STATUS\_A Register (offset = 3100h) [reset = 0h]

QUEUE\_16\_STATUS\_A is shown in Figure 16-983 and described in Table 16-997.

## Figure 16-983. QUEUE\_16\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-997. QUEUE\_16\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.708 QUEUE\_16\_STATUS\_B Register (offset = 3104h) [reset = 0h]

QUEUE\_16\_STATUS\_B is shown in Figure 16-984 and described in Table 16-998.

## Figure 16-984. QUEUE\_16\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-998. QUEUE\_16\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.709 QUEUE\_16\_STATUS\_C Register (offset = 3108h) [reset = 0h]

QUEUE\_16\_STATUS\_C is shown in Figure 16-985 and described in Table 16-999.

## Figure 16-985. QUEUE\_16\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-999. QUEUE\_16\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.710 QUEUE\_17\_STATUS\_A Register (offset = 3110h) [reset = 0h]

QUEUE\_17\_STATUS\_A is shown in Figure 16-986 and described in Table 16-1000.

## Figure 16-986. QUEUE\_17\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1000. QUEUE\_17\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.711 QUEUE\_17\_STATUS\_B Register (offset = 3114h) [reset = 0h]

QUEUE\_17\_STATUS\_B is shown in Figure 16-987 and described in Table 16-1001.

## Figure 16-987. QUEUE\_17\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1001. QUEUE\_17\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.712 QUEUE\_17\_STATUS\_C Register (offset = 3118h) [reset = 0h]

QUEUE\_17\_STATUS\_C is shown in Figure 16-988 and described in Table 16-1002.

## Figure 16-988. QUEUE\_17\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1002. QUEUE\_17\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.713 QUEUE\_18\_STATUS\_A Register (offset = 3120h) [reset = 0h]

QUEUE\_18\_STATUS\_A is shown in Figure 16-989 and described in Table 16-1003.

## Figure 16-989. QUEUE\_18\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1003. QUEUE\_18\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.714 QUEUE\_18\_STATUS\_B Register (offset = 3124h) [reset = 0h]

QUEUE\_18\_STATUS\_B is shown in Figure 16-990 and described in Table 16-1004.

## Figure 16-990. QUEUE\_18\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1004. QUEUE\_18\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

## 16.4.7.715 QUEUE\_18\_STATUS\_C Register (offset = 3128h) [reset = 0h]

QUEUE\_18\_STATUS\_C is shown in Figure 16-991 and described in Table 16-1005.

## Figure 16-991. QUEUE\_18\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1005. QUEUE\_18\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.716 QUEUE\_19\_STATUS\_A Register (offset = 3130h) [reset = 0h]

QUEUE\_19\_STATUS\_A is shown in Figure 16-992 and described in Table 16-1006.

## Figure 16-992. QUEUE\_19\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1006. QUEUE\_19\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.717 QUEUE\_19\_STATUS\_B Register (offset = 3134h) [reset = 0h]

QUEUE\_19\_STATUS\_B is shown in Figure 16-993 and described in Table 16-1007.

## Figure 16-993. QUEUE\_19\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1007. QUEUE\_19\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.718 QUEUE\_19\_STATUS\_C Register (offset = 3138h) [reset = 0h]

QUEUE\_19\_STATUS\_C is shown in Figure 16-994 and described in Table 16-1008.

## Figure 16-994. QUEUE\_19\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1008. QUEUE\_19\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

## 16.4.7.719 QUEUE\_20\_STATUS\_A Register (offset = 3140h) [reset = 0h]

QUEUE\_20\_STATUS\_A is shown in Figure 16-995 and described in Table 16-1009.

## Figure 16-995. QUEUE\_20\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1009. QUEUE\_20\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.720 QUEUE\_20\_STATUS\_B Register (offset = 3144h) [reset = 0h]

QUEUE\_20\_STATUS\_B is shown in Figure 16-996 and described in Table 16-1010.

## Figure 16-996. QUEUE\_20\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1010. QUEUE\_20\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

## 16.4.7.721 QUEUE\_20\_STATUS\_C Register (offset = 3148h) [reset = 0h]

QUEUE\_20\_STATUS\_C is shown in Figure 16-997 and described in Table 16-1011.

## Figure 16-997. QUEUE\_20\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1011. QUEUE\_20\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.722 QUEUE\_21\_STATUS\_A Register (offset = 3150h) [reset = 0h]

QUEUE\_21\_STATUS\_A is shown in Figure 16-998 and described in Table 16-1012.

## Figure 16-998. QUEUE\_21\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1012. QUEUE\_21\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

## 16.4.7.723 QUEUE\_21\_STATUS\_B Register (offset = 3154h) [reset = 0h]

QUEUE\_21\_STATUS\_B is shown in Figure 16-999 and described in Table 16-1013.

## Figure 16-999. QUEUE\_21\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1013. QUEUE\_21\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

<!-- image -->

www.ti.com

## 16.4.7.724 QUEUE\_21\_STATUS\_C Register (offset = 3158h) [reset = 0h]

QUEUE\_21\_STATUS\_C is shown in Figure 16-1000 and described in Table 16-1014.

## Figure 16-1000. QUEUE\_21\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1014. QUEUE\_21\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.725 QUEUE\_22\_STATUS\_A Register (offset = 3160h) [reset = 0h]

QUEUE\_22\_STATUS\_A is shown in Figure 16-1001 and described in Table 16-1015.

## Figure 16-1001. QUEUE\_22\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1015. QUEUE\_22\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.726 QUEUE\_22\_STATUS\_B Register (offset = 3164h) [reset = 0h]

QUEUE\_22\_STATUS\_B is shown in Figure 16-1002 and described in Table 16-1016.

## Figure 16-1002. QUEUE\_22\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1016. QUEUE\_22\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.727 QUEUE\_22\_STATUS\_C Register (offset = 3168h) [reset = 0h]

QUEUE\_22\_STATUS\_C is shown in Figure 16-1003 and described in Table 16-1017.

## Figure 16-1003. QUEUE\_22\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1017. QUEUE\_22\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.728 QUEUE\_23\_STATUS\_A Register (offset = 3170h) [reset = 0h]

QUEUE\_23\_STATUS\_A is shown in Figure 16-1004 and described in Table 16-1018.

## Figure 16-1004. QUEUE\_23\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1018. QUEUE\_23\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.729 QUEUE\_23\_STATUS\_B Register (offset = 3174h) [reset = 0h]

QUEUE\_23\_STATUS\_B is shown in Figure 16-1005 and described in Table 16-1019.

## Figure 16-1005. QUEUE\_23\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1019. QUEUE\_23\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.730 QUEUE\_23\_STATUS\_C Register (offset = 3178h) [reset = 0h]

QUEUE\_23\_STATUS\_C is shown in Figure 16-1006 and described in Table 16-1020.

## Figure 16-1006. QUEUE\_23\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1020. QUEUE\_23\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.731 QUEUE\_24\_STATUS\_A Register (offset = 3180h) [reset = 0h]

QUEUE\_24\_STATUS\_A is shown in Figure 16-1007 and described in Table 16-1021.

## Figure 16-1007. QUEUE\_24\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1021. QUEUE\_24\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.732 QUEUE\_24\_STATUS\_B Register (offset = 3184h) [reset = 0h]

QUEUE\_24\_STATUS\_B is shown in Figure 16-1008 and described in Table 16-1022.

## Figure 16-1008. QUEUE\_24\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1022. QUEUE\_24\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.733 QUEUE\_24\_STATUS\_C Register (offset = 3188h) [reset = 0h]

QUEUE\_24\_STATUS\_C is shown in Figure 16-1009 and described in Table 16-1023.

## Figure 16-1009. QUEUE\_24\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1023. QUEUE\_24\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.734 QUEUE\_25\_STATUS\_A Register (offset = 3190h) [reset = 0h]

QUEUE\_25\_STATUS\_A is shown in Figure 16-1010 and described in Table 16-1024.

## Figure 16-1010. QUEUE\_25\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1024. QUEUE\_25\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.735 QUEUE\_25\_STATUS\_B Register (offset = 3194h) [reset = 0h]

QUEUE\_25\_STATUS\_B is shown in Figure 16-1011 and described in Table 16-1025.

## Figure 16-1011. QUEUE\_25\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1025. QUEUE\_25\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.736 QUEUE\_25\_STATUS\_C Register (offset = 3198h) [reset = 0h]

QUEUE\_25\_STATUS\_C is shown in Figure 16-1012 and described in Table 16-1026.

## Figure 16-1012. QUEUE\_25\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1026. QUEUE\_25\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.737 QUEUE\_26\_STATUS\_A Register (offset = 31A0h) [reset = 0h]

QUEUE\_26\_STATUS\_A is shown in Figure 16-1013 and described in Table 16-1027.

## Figure 16-1013. QUEUE\_26\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1027. QUEUE\_26\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.738 QUEUE\_26\_STATUS\_B Register (offset = 31A4h) [reset = 0h]

QUEUE\_26\_STATUS\_B is shown in Figure 16-1014 and described in Table 16-1028.

## Figure 16-1014. QUEUE\_26\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1028. QUEUE\_26\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.739 QUEUE\_26\_STATUS\_C Register (offset = 31A8h) [reset = 0h]

QUEUE\_26\_STATUS\_C is shown in Figure 16-1015 and described in Table 16-1029.

## Figure 16-1015. QUEUE\_26\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1029. QUEUE\_26\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.740 QUEUE\_27\_STATUS\_A Register (offset = 31B0h) [reset = 0h]

QUEUE\_27\_STATUS\_A is shown in Figure 16-1016 and described in Table 16-1030.

## Figure 16-1016. QUEUE\_27\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1030. QUEUE\_27\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.741 QUEUE\_27\_STATUS\_B Register (offset = 31B4h) [reset = 0h]

QUEUE\_27\_STATUS\_B is shown in Figure 16-1017 and described in Table 16-1031.

## Figure 16-1017. QUEUE\_27\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1031. QUEUE\_27\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.742 QUEUE\_27\_STATUS\_C Register (offset = 31B8h) [reset = 0h]

QUEUE\_27\_STATUS\_C is shown in Figure 16-1018 and described in Table 16-1032.

## Figure 16-1018. QUEUE\_27\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1032. QUEUE\_27\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.743 QUEUE\_28\_STATUS\_A Register (offset = 31C0h) [reset = 0h]

QUEUE\_28\_STATUS\_A is shown in Figure 16-1019 and described in Table 16-1033.

## Figure 16-1019. QUEUE\_28\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1033. QUEUE\_28\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.744 QUEUE\_28\_STATUS\_B Register (offset = 31C4h) [reset = 0h]

QUEUE\_28\_STATUS\_B is shown in Figure 16-1020 and described in Table 16-1034.

## Figure 16-1020. QUEUE\_28\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1034. QUEUE\_28\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.745 QUEUE\_28\_STATUS\_C Register (offset = 31C8h) [reset = 0h]

QUEUE\_28\_STATUS\_C is shown in Figure 16-1021 and described in Table 16-1035.

## Figure 16-1021. QUEUE\_28\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1035. QUEUE\_28\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.746 QUEUE\_29\_STATUS\_A Register (offset = 31D0h) [reset = 0h]

QUEUE\_29\_STATUS\_A is shown in Figure 16-1022 and described in Table 16-1036.

## Figure 16-1022. QUEUE\_29\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1036. QUEUE\_29\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.747 QUEUE\_29\_STATUS\_B Register (offset = 31D4h) [reset = 0h]

QUEUE\_29\_STATUS\_B is shown in Figure 16-1023 and described in Table 16-1037.

## Figure 16-1023. QUEUE\_29\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1037. QUEUE\_29\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.748 QUEUE\_29\_STATUS\_C Register (offset = 31D8h) [reset = 0h]

QUEUE\_29\_STATUS\_C is shown in Figure 16-1024 and described in Table 16-1038.

## Figure 16-1024. QUEUE\_29\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1038. QUEUE\_29\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.749 QUEUE\_30\_STATUS\_A Register (offset = 31E0h) [reset = 0h]

QUEUE\_30\_STATUS\_A is shown in Figure 16-1025 and described in Table 16-1039.

## Figure 16-1025. QUEUE\_30\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1039. QUEUE\_30\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.750 QUEUE\_30\_STATUS\_B Register (offset = 31E4h) [reset = 0h]

QUEUE\_30\_STATUS\_B is shown in Figure 16-1026 and described in Table 16-1040.

## Figure 16-1026. QUEUE\_30\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1040. QUEUE\_30\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

## 16.4.7.751 QUEUE\_30\_STATUS\_C Register (offset = 31E8h) [reset = 0h]

QUEUE\_30\_STATUS\_C is shown in Figure 16-1027 and described in Table 16-1041.

## Figure 16-1027. QUEUE\_30\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1041. QUEUE\_30\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.752 QUEUE\_31\_STATUS\_A Register (offset = 31F0h) [reset = 0h]

QUEUE\_31\_STATUS\_A is shown in Figure 16-1028 and described in Table 16-1042.

## Figure 16-1028. QUEUE\_31\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1042. QUEUE\_31\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.753 QUEUE\_31\_STATUS\_B Register (offset = 31F4h) [reset = 0h]

QUEUE\_31\_STATUS\_B is shown in Figure 16-1029 and described in Table 16-1043.

## Figure 16-1029. QUEUE\_31\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1043. QUEUE\_31\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.754 QUEUE\_31\_STATUS\_C Register (offset = 31F8h) [reset = 0h]

QUEUE\_31\_STATUS\_C is shown in Figure 16-1030 and described in Table 16-1044.

## Figure 16-1030. QUEUE\_31\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1044. QUEUE\_31\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.755 QUEUE\_32\_STATUS\_A Register (offset = 3200h) [reset = 0h]

QUEUE\_32\_STATUS\_A is shown in Figure 16-1031 and described in Table 16-1045.

## Figure 16-1031. QUEUE\_32\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1045. QUEUE\_32\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.756 QUEUE\_32\_STATUS\_B Register (offset = 3204h) [reset = 0h]

QUEUE\_32\_STATUS\_B is shown in Figure 16-1032 and described in Table 16-1046.

## Figure 16-1032. QUEUE\_32\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1046. QUEUE\_32\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

## 16.4.7.757 QUEUE\_32\_STATUS\_C Register (offset = 3208h) [reset = 0h]

QUEUE\_32\_STATUS\_C is shown in Figure 16-1033 and described in Table 16-1047.

## Figure 16-1033. QUEUE\_32\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1047. QUEUE\_32\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.758 QUEUE\_33\_STATUS\_A Register (offset = 3210h) [reset = 0h]

QUEUE\_33\_STATUS\_A is shown in Figure 16-1034 and described in Table 16-1048.

## Figure 16-1034. QUEUE\_33\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1048. QUEUE\_33\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.759 QUEUE\_33\_STATUS\_B Register (offset = 3214h) [reset = 0h]

QUEUE\_33\_STATUS\_B is shown in Figure 16-1035 and described in Table 16-1049.

## Figure 16-1035. QUEUE\_33\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1049. QUEUE\_33\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.760 QUEUE\_33\_STATUS\_C Register (offset = 3218h) [reset = 0h]

QUEUE\_33\_STATUS\_C is shown in Figure 16-1036 and described in Table 16-1050.

## Figure 16-1036. QUEUE\_33\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1050. QUEUE\_33\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.761 QUEUE\_34\_STATUS\_A Register (offset = 3220h) [reset = 0h]

QUEUE\_34\_STATUS\_A is shown in Figure 16-1037 and described in Table 16-1051.

## Figure 16-1037. QUEUE\_34\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1051. QUEUE\_34\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.762 QUEUE\_34\_STATUS\_B Register (offset = 3224h) [reset = 0h]

QUEUE\_34\_STATUS\_B is shown in Figure 16-1038 and described in Table 16-1052.

## Figure 16-1038. QUEUE\_34\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1052. QUEUE\_34\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.763 QUEUE\_34\_STATUS\_C Register (offset = 3228h) [reset = 0h]

QUEUE\_34\_STATUS\_C is shown in Figure 16-1039 and described in Table 16-1053.

## Figure 16-1039. QUEUE\_34\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1053. QUEUE\_34\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.764 QUEUE\_35\_STATUS\_A Register (offset = 3230h) [reset = 0h]

QUEUE\_35\_STATUS\_A is shown in Figure 16-1040 and described in Table 16-1054.

## Figure 16-1040. QUEUE\_35\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1054. QUEUE\_35\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.765 QUEUE\_35\_STATUS\_B Register (offset = 3234h) [reset = 0h]

QUEUE\_35\_STATUS\_B is shown in Figure 16-1041 and described in Table 16-1055.

## Figure 16-1041. QUEUE\_35\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1055. QUEUE\_35\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.766 QUEUE\_35\_STATUS\_C Register (offset = 3238h) [reset = 0h]

QUEUE\_35\_STATUS\_C is shown in Figure 16-1042 and described in Table 16-1056.

## Figure 16-1042. QUEUE\_35\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1056. QUEUE\_35\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.767 QUEUE\_36\_STATUS\_A Register (offset = 3240h) [reset = 0h]

QUEUE\_36\_STATUS\_A is shown in Figure 16-1043 and described in Table 16-1057.

## Figure 16-1043. QUEUE\_36\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1057. QUEUE\_36\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.768 QUEUE\_36\_STATUS\_B Register (offset = 3244h) [reset = 0h]

QUEUE\_36\_STATUS\_B is shown in Figure 16-1044 and described in Table 16-1058.

## Figure 16-1044. QUEUE\_36\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1058. QUEUE\_36\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.769 QUEUE\_36\_STATUS\_C Register (offset = 3248h) [reset = 0h]

QUEUE\_36\_STATUS\_C is shown in Figure 16-1045 and described in Table 16-1059.

## Figure 16-1045. QUEUE\_36\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1059. QUEUE\_36\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.770 QUEUE\_37\_STATUS\_A Register (offset = 3250h) [reset = 0h]

QUEUE\_37\_STATUS\_A is shown in Figure 16-1046 and described in Table 16-1060.

## Figure 16-1046. QUEUE\_37\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1060. QUEUE\_37\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.771 QUEUE\_37\_STATUS\_B Register (offset = 3254h) [reset = 0h]

QUEUE\_37\_STATUS\_B is shown in Figure 16-1047 and described in Table 16-1061.

## Figure 16-1047. QUEUE\_37\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1061. QUEUE\_37\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.772 QUEUE\_37\_STATUS\_C Register (offset = 3258h) [reset = 0h]

QUEUE\_37\_STATUS\_C is shown in Figure 16-1048 and described in Table 16-1062.

## Figure 16-1048. QUEUE\_37\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1062. QUEUE\_37\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.773 QUEUE\_38\_STATUS\_A Register (offset = 3260h) [reset = 0h]

QUEUE\_38\_STATUS\_A is shown in Figure 16-1049 and described in Table 16-1063.

## Figure 16-1049. QUEUE\_38\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1063. QUEUE\_38\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.774 QUEUE\_38\_STATUS\_B Register (offset = 3264h) [reset = 0h]

QUEUE\_38\_STATUS\_B is shown in Figure 16-1050 and described in Table 16-1064.

## Figure 16-1050. QUEUE\_38\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1064. QUEUE\_38\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.775 QUEUE\_38\_STATUS\_C Register (offset = 3268h) [reset = 0h]

QUEUE\_38\_STATUS\_C is shown in Figure 16-1051 and described in Table 16-1065.

## Figure 16-1051. QUEUE\_38\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1065. QUEUE\_38\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.776 QUEUE\_39\_STATUS\_A Register (offset = 3270h) [reset = 0h]

QUEUE\_39\_STATUS\_A is shown in Figure 16-1052 and described in Table 16-1066.

## Figure 16-1052. QUEUE\_39\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1066. QUEUE\_39\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

## 16.4.7.777 QUEUE\_39\_STATUS\_B Register (offset = 3274h) [reset = 0h]

QUEUE\_39\_STATUS\_B is shown in Figure 16-1053 and described in Table 16-1067.

## Figure 16-1053. QUEUE\_39\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1067. QUEUE\_39\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.778 QUEUE\_39\_STATUS\_C Register (offset = 3278h) [reset = 0h]

QUEUE\_39\_STATUS\_C is shown in Figure 16-1054 and described in Table 16-1068.

## Figure 16-1054. QUEUE\_39\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1068. QUEUE\_39\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.779 QUEUE\_40\_STATUS\_A Register (offset = 3280h) [reset = 0h]

QUEUE\_40\_STATUS\_A is shown in Figure 16-1055 and described in Table 16-1069.

## Figure 16-1055. QUEUE\_40\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1069. QUEUE\_40\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.780 QUEUE\_40\_STATUS\_B Register (offset = 3284h) [reset = 0h]

QUEUE\_40\_STATUS\_B is shown in Figure 16-1056 and described in Table 16-1070.

## Figure 16-1056. QUEUE\_40\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1070. QUEUE\_40\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.781 QUEUE\_40\_STATUS\_C Register (offset = 3288h) [reset = 0h]

QUEUE\_40\_STATUS\_C is shown in Figure 16-1057 and described in Table 16-1071.

## Figure 16-1057. QUEUE\_40\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1071. QUEUE\_40\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.782 QUEUE\_41\_STATUS\_A Register (offset = 3290h) [reset = 0h]

QUEUE\_41\_STATUS\_A is shown in Figure 16-1058 and described in Table 16-1072.

## Figure 16-1058. QUEUE\_41\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1072. QUEUE\_41\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.783 QUEUE\_41\_STATUS\_B Register (offset = 3294h) [reset = 0h]

QUEUE\_41\_STATUS\_B is shown in Figure 16-1059 and described in Table 16-1073.

## Figure 16-1059. QUEUE\_41\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1073. QUEUE\_41\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.784 QUEUE\_41\_STATUS\_C Register (offset = 3298h) [reset = 0h]

QUEUE\_41\_STATUS\_C is shown in Figure 16-1060 and described in Table 16-1074.

## Figure 16-1060. QUEUE\_41\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1074. QUEUE\_41\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.785 QUEUE\_42\_STATUS\_A Register (offset = 32A0h) [reset = 0h]

QUEUE\_42\_STATUS\_A is shown in Figure 16-1061 and described in Table 16-1075.

## Figure 16-1061. QUEUE\_42\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1075. QUEUE\_42\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.786 QUEUE\_42\_STATUS\_B Register (offset = 32A4h) [reset = 0h]

QUEUE\_42\_STATUS\_B is shown in Figure 16-1062 and described in Table 16-1076.

## Figure 16-1062. QUEUE\_42\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1076. QUEUE\_42\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.787 QUEUE\_42\_STATUS\_C Register (offset = 32A8h) [reset = 0h]

QUEUE\_42\_STATUS\_C is shown in Figure 16-1063 and described in Table 16-1077.

## Figure 16-1063. QUEUE\_42\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1077. QUEUE\_42\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.788 QUEUE\_43\_STATUS\_A Register (offset = 32B0h) [reset = 0h]

QUEUE\_43\_STATUS\_A is shown in Figure 16-1064 and described in Table 16-1078.

## Figure 16-1064. QUEUE\_43\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1078. QUEUE\_43\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.789 QUEUE\_43\_STATUS\_B Register (offset = 32B4h) [reset = 0h]

QUEUE\_43\_STATUS\_B is shown in Figure 16-1065 and described in Table 16-1079.

## Figure 16-1065. QUEUE\_43\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1079. QUEUE\_43\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.790 QUEUE\_43\_STATUS\_C Register (offset = 32B8h) [reset = 0h]

QUEUE\_43\_STATUS\_C is shown in Figure 16-1066 and described in Table 16-1080.

## Figure 16-1066. QUEUE\_43\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1080. QUEUE\_43\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.791 QUEUE\_44\_STATUS\_A Register (offset = 32C0h) [reset = 0h]

QUEUE\_44\_STATUS\_A is shown in Figure 16-1067 and described in Table 16-1081.

## Figure 16-1067. QUEUE\_44\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1081. QUEUE\_44\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.792 QUEUE\_44\_STATUS\_B Register (offset = 32C4h) [reset = 0h]

QUEUE\_44\_STATUS\_B is shown in Figure 16-1068 and described in Table 16-1082.

## Figure 16-1068. QUEUE\_44\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1082. QUEUE\_44\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

## 16.4.7.793 QUEUE\_44\_STATUS\_C Register (offset = 32C8h) [reset = 0h]

QUEUE\_44\_STATUS\_C is shown in Figure 16-1069 and described in Table 16-1083.

## Figure 16-1069. QUEUE\_44\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1083. QUEUE\_44\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.794 QUEUE\_45\_STATUS\_A Register (offset = 32D0h) [reset = 0h]

QUEUE\_45\_STATUS\_A is shown in Figure 16-1070 and described in Table 16-1084.

## Figure 16-1070. QUEUE\_45\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1084. QUEUE\_45\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.795 QUEUE\_45\_STATUS\_B Register (offset = 32D4h) [reset = 0h]

QUEUE\_45\_STATUS\_B is shown in Figure 16-1071 and described in Table 16-1085.

## Figure 16-1071. QUEUE\_45\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1085. QUEUE\_45\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.796 QUEUE\_45\_STATUS\_C Register (offset = 32D8h) [reset = 0h]

QUEUE\_45\_STATUS\_C is shown in Figure 16-1072 and described in Table 16-1086.

## Figure 16-1072. QUEUE\_45\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1086. QUEUE\_45\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.797 QUEUE\_46\_STATUS\_A Register (offset = 32E0h) [reset = 0h]

QUEUE\_46\_STATUS\_A is shown in Figure 16-1073 and described in Table 16-1087.

## Figure 16-1073. QUEUE\_46\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1087. QUEUE\_46\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.798 QUEUE\_46\_STATUS\_B Register (offset = 32E4h) [reset = 0h]

QUEUE\_46\_STATUS\_B is shown in Figure 16-1074 and described in Table 16-1088.

## Figure 16-1074. QUEUE\_46\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1088. QUEUE\_46\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

## 16.4.7.799 QUEUE\_46\_STATUS\_C Register (offset = 32E8h) [reset = 0h]

QUEUE\_46\_STATUS\_C is shown in Figure 16-1075 and described in Table 16-1089.

## Figure 16-1075. QUEUE\_46\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1089. QUEUE\_46\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.800 QUEUE\_47\_STATUS\_A Register (offset = 32F0h) [reset = 0h]

QUEUE\_47\_STATUS\_A is shown in Figure 16-1076 and described in Table 16-1090.

## Figure 16-1076. QUEUE\_47\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1090. QUEUE\_47\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.801 QUEUE\_47\_STATUS\_B Register (offset = 32F4h) [reset = 0h]

QUEUE\_47\_STATUS\_B is shown in Figure 16-1077 and described in Table 16-1091.

## Figure 16-1077. QUEUE\_47\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1091. QUEUE\_47\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.802 QUEUE\_47\_STATUS\_C Register (offset = 32F8h) [reset = 0h]

QUEUE\_47\_STATUS\_C is shown in Figure 16-1078 and described in Table 16-1092.

## Figure 16-1078. QUEUE\_47\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1092. QUEUE\_47\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.803 QUEUE\_48\_STATUS\_A Register (offset = 3300h) [reset = 0h]

QUEUE\_48\_STATUS\_A is shown in Figure 16-1079 and described in Table 16-1093.

## Figure 16-1079. QUEUE\_48\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1093. QUEUE\_48\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.804 QUEUE\_48\_STATUS\_B Register (offset = 3304h) [reset = 0h]

QUEUE\_48\_STATUS\_B is shown in Figure 16-1080 and described in Table 16-1094.

## Figure 16-1080. QUEUE\_48\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1094. QUEUE\_48\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.805 QUEUE\_48\_STATUS\_C Register (offset = 3308h) [reset = 0h]

QUEUE\_48\_STATUS\_C is shown in Figure 16-1081 and described in Table 16-1095.

## Figure 16-1081. QUEUE\_48\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1095. QUEUE\_48\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.806 QUEUE\_49\_STATUS\_A Register (offset = 3310h) [reset = 0h]

QUEUE\_49\_STATUS\_A is shown in Figure 16-1082 and described in Table 16-1096.

## Figure 16-1082. QUEUE\_49\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1096. QUEUE\_49\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.807 QUEUE\_49\_STATUS\_B Register (offset = 3314h) [reset = 0h]

QUEUE\_49\_STATUS\_B is shown in Figure 16-1083 and described in Table 16-1097.

## Figure 16-1083. QUEUE\_49\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1097. QUEUE\_49\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.808 QUEUE\_49\_STATUS\_C Register (offset = 3318h) [reset = 0h]

QUEUE\_49\_STATUS\_C is shown in Figure 16-1084 and described in Table 16-1098.

## Figure 16-1084. QUEUE\_49\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1098. QUEUE\_49\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.809 QUEUE\_50\_STATUS\_A Register (offset = 3320h) [reset = 0h]

QUEUE\_50\_STATUS\_A is shown in Figure 16-1085 and described in Table 16-1099.

## Figure 16-1085. QUEUE\_50\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1099. QUEUE\_50\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.810 QUEUE\_50\_STATUS\_B Register (offset = 3324h) [reset = 0h]

QUEUE\_50\_STATUS\_B is shown in Figure 16-1086 and described in Table 16-1100.

## Figure 16-1086. QUEUE\_50\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1100. QUEUE\_50\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.811 QUEUE\_50\_STATUS\_C Register (offset = 3328h) [reset = 0h]

QUEUE\_50\_STATUS\_C is shown in Figure 16-1087 and described in Table 16-1101.

## Figure 16-1087. QUEUE\_50\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1101. QUEUE\_50\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.812 QUEUE\_51\_STATUS\_A Register (offset = 3330h) [reset = 0h]

QUEUE\_51\_STATUS\_A is shown in Figure 16-1088 and described in Table 16-1102.

## Figure 16-1088. QUEUE\_51\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1102. QUEUE\_51\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.813 QUEUE\_51\_STATUS\_B Register (offset = 3334h) [reset = 0h]

QUEUE\_51\_STATUS\_B is shown in Figure 16-1089 and described in Table 16-1103.

## Figure 16-1089. QUEUE\_51\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1103. QUEUE\_51\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.814 QUEUE\_51\_STATUS\_C Register (offset = 3338h) [reset = 0h]

QUEUE\_51\_STATUS\_C is shown in Figure 16-1090 and described in Table 16-1104.

## Figure 16-1090. QUEUE\_51\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1104. QUEUE\_51\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.815 QUEUE\_52\_STATUS\_A Register (offset = 3340h) [reset = 0h]

QUEUE\_52\_STATUS\_A is shown in Figure 16-1091 and described in Table 16-1105.

## Figure 16-1091. QUEUE\_52\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1105. QUEUE\_52\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.816 QUEUE\_52\_STATUS\_B Register (offset = 3344h) [reset = 0h]

QUEUE\_52\_STATUS\_B is shown in Figure 16-1092 and described in Table 16-1106.

## Figure 16-1092. QUEUE\_52\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1106. QUEUE\_52\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.817 QUEUE\_52\_STATUS\_C Register (offset = 3348h) [reset = 0h]

QUEUE\_52\_STATUS\_C is shown in Figure 16-1093 and described in Table 16-1107.

## Figure 16-1093. QUEUE\_52\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1107. QUEUE\_52\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.818 QUEUE\_53\_STATUS\_A Register (offset = 3350h) [reset = 0h]

QUEUE\_53\_STATUS\_A is shown in Figure 16-1094 and described in Table 16-1108.

## Figure 16-1094. QUEUE\_53\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1108. QUEUE\_53\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.819 QUEUE\_53\_STATUS\_B Register (offset = 3354h) [reset = 0h]

QUEUE\_53\_STATUS\_B is shown in Figure 16-1095 and described in Table 16-1109.

## Figure 16-1095. QUEUE\_53\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1109. QUEUE\_53\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.820 QUEUE\_53\_STATUS\_C Register (offset = 3358h) [reset = 0h]

QUEUE\_53\_STATUS\_C is shown in Figure 16-1096 and described in Table 16-1110.

## Figure 16-1096. QUEUE\_53\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1110. QUEUE\_53\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.821 QUEUE\_54\_STATUS\_A Register (offset = 3360h) [reset = 0h]

QUEUE\_54\_STATUS\_A is shown in Figure 16-1097 and described in Table 16-1111.

## Figure 16-1097. QUEUE\_54\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1111. QUEUE\_54\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.822 QUEUE\_54\_STATUS\_B Register (offset = 3364h) [reset = 0h]

QUEUE\_54\_STATUS\_B is shown in Figure 16-1098 and described in Table 16-1112.

## Figure 16-1098. QUEUE\_54\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1112. QUEUE\_54\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.823 QUEUE\_54\_STATUS\_C Register (offset = 3368h) [reset = 0h]

QUEUE\_54\_STATUS\_C is shown in Figure 16-1099 and described in Table 16-1113.

## Figure 16-1099. QUEUE\_54\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1113. QUEUE\_54\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.824 QUEUE\_55\_STATUS\_A Register (offset = 3370h) [reset = 0h]

QUEUE\_55\_STATUS\_A is shown in Figure 16-1100 and described in Table 16-1114.

## Figure 16-1100. QUEUE\_55\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1114. QUEUE\_55\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.825 QUEUE\_55\_STATUS\_B Register (offset = 3374h) [reset = 0h]

QUEUE\_55\_STATUS\_B is shown in Figure 16-1101 and described in Table 16-1115.

## Figure 16-1101. QUEUE\_55\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1115. QUEUE\_55\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.826 QUEUE\_55\_STATUS\_C Register (offset = 3378h) [reset = 0h]

QUEUE\_55\_STATUS\_C is shown in Figure 16-1102 and described in Table 16-1116.

## Figure 16-1102. QUEUE\_55\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1116. QUEUE\_55\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.827 QUEUE\_56\_STATUS\_A Register (offset = 3380h) [reset = 0h]

QUEUE\_56\_STATUS\_A is shown in Figure 16-1103 and described in Table 16-1117.

## Figure 16-1103. QUEUE\_56\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1117. QUEUE\_56\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.828 QUEUE\_56\_STATUS\_B Register (offset = 3384h) [reset = 0h]

QUEUE\_56\_STATUS\_B is shown in Figure 16-1104 and described in Table 16-1118.

## Figure 16-1104. QUEUE\_56\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1118. QUEUE\_56\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.829 QUEUE\_56\_STATUS\_C Register (offset = 3388h) [reset = 0h]

QUEUE\_56\_STATUS\_C is shown in Figure 16-1105 and described in Table 16-1119.

## Figure 16-1105. QUEUE\_56\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1119. QUEUE\_56\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.830 QUEUE\_57\_STATUS\_A Register (offset = 3390h) [reset = 0h]

QUEUE\_57\_STATUS\_A is shown in Figure 16-1106 and described in Table 16-1120.

## Figure 16-1106. QUEUE\_57\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1120. QUEUE\_57\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.831 QUEUE\_57\_STATUS\_B Register (offset = 3394h) [reset = 0h]

QUEUE\_57\_STATUS\_B is shown in Figure 16-1107 and described in Table 16-1121.

## Figure 16-1107. QUEUE\_57\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1121. QUEUE\_57\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.832 QUEUE\_57\_STATUS\_C Register (offset = 3398h) [reset = 0h]

QUEUE\_57\_STATUS\_C is shown in Figure 16-1108 and described in Table 16-1122.

## Figure 16-1108. QUEUE\_57\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1122. QUEUE\_57\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.833 QUEUE\_58\_STATUS\_A Register (offset = 33A0h) [reset = 0h]

QUEUE\_58\_STATUS\_A is shown in Figure 16-1109 and described in Table 16-1123.

## Figure 16-1109. QUEUE\_58\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1123. QUEUE\_58\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.834 QUEUE\_58\_STATUS\_B Register (offset = 33A4h) [reset = 0h]

QUEUE\_58\_STATUS\_B is shown in Figure 16-1110 and described in Table 16-1124.

## Figure 16-1110. QUEUE\_58\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1124. QUEUE\_58\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.835 QUEUE\_58\_STATUS\_C Register (offset = 33A8h) [reset = 0h]

QUEUE\_58\_STATUS\_C is shown in Figure 16-1111 and described in Table 16-1125.

## Figure 16-1111. QUEUE\_58\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1125. QUEUE\_58\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.836 QUEUE\_59\_STATUS\_A Register (offset = 33B0h) [reset = 0h]

QUEUE\_59\_STATUS\_A is shown in Figure 16-1112 and described in Table 16-1126.

## Figure 16-1112. QUEUE\_59\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1126. QUEUE\_59\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.837 QUEUE\_59\_STATUS\_B Register (offset = 33B4h) [reset = 0h]

QUEUE\_59\_STATUS\_B is shown in Figure 16-1113 and described in Table 16-1127.

## Figure 16-1113. QUEUE\_59\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1127. QUEUE\_59\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.838 QUEUE\_59\_STATUS\_C Register (offset = 33B8h) [reset = 0h]

QUEUE\_59\_STATUS\_C is shown in Figure 16-1114 and described in Table 16-1128.

## Figure 16-1114. QUEUE\_59\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1128. QUEUE\_59\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.839 QUEUE\_60\_STATUS\_A Register (offset = 33C0h) [reset = 0h]

QUEUE\_60\_STATUS\_A is shown in Figure 16-1115 and described in Table 16-1129.

## Figure 16-1115. QUEUE\_60\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1129. QUEUE\_60\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.840 QUEUE\_60\_STATUS\_B Register (offset = 33C4h) [reset = 0h]

QUEUE\_60\_STATUS\_B is shown in Figure 16-1116 and described in Table 16-1130.

## Figure 16-1116. QUEUE\_60\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1130. QUEUE\_60\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.841 QUEUE\_60\_STATUS\_C Register (offset = 33C8h) [reset = 0h]

QUEUE\_60\_STATUS\_C is shown in Figure 16-1117 and described in Table 16-1131.

## Figure 16-1117. QUEUE\_60\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1131. QUEUE\_60\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.842 QUEUE\_61\_STATUS\_A Register (offset = 33D0h) [reset = 0h]

QUEUE\_61\_STATUS\_A is shown in Figure 16-1118 and described in Table 16-1132.

## Figure 16-1118. QUEUE\_61\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1132. QUEUE\_61\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.843 QUEUE\_61\_STATUS\_B Register (offset = 33D4h) [reset = 0h]

QUEUE\_61\_STATUS\_B is shown in Figure 16-1119 and described in Table 16-1133.

## Figure 16-1119. QUEUE\_61\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1133. QUEUE\_61\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.844 QUEUE\_61\_STATUS\_C Register (offset = 33D8h) [reset = 0h]

QUEUE\_61\_STATUS\_C is shown in Figure 16-1120 and described in Table 16-1134.

## Figure 16-1120. QUEUE\_61\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1134. QUEUE\_61\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.845 QUEUE\_62\_STATUS\_A Register (offset = 33E0h) [reset = 0h]

QUEUE\_62\_STATUS\_A is shown in Figure 16-1121 and described in Table 16-1135.

## Figure 16-1121. QUEUE\_62\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1135. QUEUE\_62\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.846 QUEUE\_62\_STATUS\_B Register (offset = 33E4h) [reset = 0h]

QUEUE\_62\_STATUS\_B is shown in Figure 16-1122 and described in Table 16-1136.

## Figure 16-1122. QUEUE\_62\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1136. QUEUE\_62\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.847 QUEUE\_62\_STATUS\_C Register (offset = 33E8h) [reset = 0h]

QUEUE\_62\_STATUS\_C is shown in Figure 16-1123 and described in Table 16-1137.

## Figure 16-1123. QUEUE\_62\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1137. QUEUE\_62\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.848 QUEUE\_63\_STATUS\_A Register (offset = 33F0h) [reset = 0h]

QUEUE\_63\_STATUS\_A is shown in Figure 16-1124 and described in Table 16-1138.

## Figure 16-1124. QUEUE\_63\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1138. QUEUE\_63\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.849 QUEUE\_63\_STATUS\_B Register (offset = 33F4h) [reset = 0h]

QUEUE\_63\_STATUS\_B is shown in Figure 16-1125 and described in Table 16-1139.

## Figure 16-1125. QUEUE\_63\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1139. QUEUE\_63\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.850 QUEUE\_63\_STATUS\_C Register (offset = 33F8h) [reset = 0h]

QUEUE\_63\_STATUS\_C is shown in Figure 16-1126 and described in Table 16-1140.

## Figure 16-1126. QUEUE\_63\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1140. QUEUE\_63\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.851 QUEUE\_64\_STATUS\_A Register (offset = 3400h) [reset = 0h]

QUEUE\_64\_STATUS\_A is shown in Figure 16-1127 and described in Table 16-1141.

## Figure 16-1127. QUEUE\_64\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1141. QUEUE\_64\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.852 QUEUE\_64\_STATUS\_B Register (offset = 3404h) [reset = 0h]

QUEUE\_64\_STATUS\_B is shown in Figure 16-1128 and described in Table 16-1142.

## Figure 16-1128. QUEUE\_64\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1142. QUEUE\_64\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.853 QUEUE\_64\_STATUS\_C Register (offset = 3408h) [reset = 0h]

QUEUE\_64\_STATUS\_C is shown in Figure 16-1129 and described in Table 16-1143.

## Figure 16-1129. QUEUE\_64\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1143. QUEUE\_64\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.854 QUEUE\_65\_STATUS\_A Register (offset = 3410h) [reset = 0h]

QUEUE\_65\_STATUS\_A is shown in Figure 16-1130 and described in Table 16-1144.

## Figure 16-1130. QUEUE\_65\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1144. QUEUE\_65\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.855 QUEUE\_65\_STATUS\_B Register (offset = 3414h) [reset = 0h]

QUEUE\_65\_STATUS\_B is shown in Figure 16-1131 and described in Table 16-1145.

## Figure 16-1131. QUEUE\_65\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1145. QUEUE\_65\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.856 QUEUE\_65\_STATUS\_C Register (offset = 3418h) [reset = 0h]

QUEUE\_65\_STATUS\_C is shown in Figure 16-1132 and described in Table 16-1146.

## Figure 16-1132. QUEUE\_65\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1146. QUEUE\_65\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.857 QUEUE\_66\_STATUS\_A Register (offset = 3420h) [reset = 0h]

QUEUE\_66\_STATUS\_A is shown in Figure 16-1133 and described in Table 16-1147.

## Figure 16-1133. QUEUE\_66\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1147. QUEUE\_66\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.858 QUEUE\_66\_STATUS\_B Register (offset = 3424h) [reset = 0h]

QUEUE\_66\_STATUS\_B is shown in Figure 16-1134 and described in Table 16-1148.

## Figure 16-1134. QUEUE\_66\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1148. QUEUE\_66\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.859 QUEUE\_66\_STATUS\_C Register (offset = 3428h) [reset = 0h]

QUEUE\_66\_STATUS\_C is shown in Figure 16-1135 and described in Table 16-1149.

## Figure 16-1135. QUEUE\_66\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1149. QUEUE\_66\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.860 QUEUE\_67\_STATUS\_A Register (offset = 3430h) [reset = 0h]

QUEUE\_67\_STATUS\_A is shown in Figure 16-1136 and described in Table 16-1150.

## Figure 16-1136. QUEUE\_67\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1150. QUEUE\_67\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.861 QUEUE\_67\_STATUS\_B Register (offset = 3434h) [reset = 0h]

QUEUE\_67\_STATUS\_B is shown in Figure 16-1137 and described in Table 16-1151.

## Figure 16-1137. QUEUE\_67\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1151. QUEUE\_67\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.862 QUEUE\_67\_STATUS\_C Register (offset = 3438h) [reset = 0h]

QUEUE\_67\_STATUS\_C is shown in Figure 16-1138 and described in Table 16-1152.

## Figure 16-1138. QUEUE\_67\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1152. QUEUE\_67\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.863 QUEUE\_68\_STATUS\_A Register (offset = 3440h) [reset = 0h]

QUEUE\_68\_STATUS\_A is shown in Figure 16-1139 and described in Table 16-1153.

## Figure 16-1139. QUEUE\_68\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1153. QUEUE\_68\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.864 QUEUE\_68\_STATUS\_B Register (offset = 3444h) [reset = 0h]

QUEUE\_68\_STATUS\_B is shown in Figure 16-1140 and described in Table 16-1154.

## Figure 16-1140. QUEUE\_68\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1154. QUEUE\_68\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.865 QUEUE\_68\_STATUS\_C Register (offset = 3448h) [reset = 0h]

QUEUE\_68\_STATUS\_C is shown in Figure 16-1141 and described in Table 16-1155.

## Figure 16-1141. QUEUE\_68\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1155. QUEUE\_68\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.866 QUEUE\_69\_STATUS\_A Register (offset = 3450h) [reset = 0h]

QUEUE\_69\_STATUS\_A is shown in Figure 16-1142 and described in Table 16-1156.

## Figure 16-1142. QUEUE\_69\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1156. QUEUE\_69\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.867 QUEUE\_69\_STATUS\_B Register (offset = 3454h) [reset = 0h]

QUEUE\_69\_STATUS\_B is shown in Figure 16-1143 and described in Table 16-1157.

## Figure 16-1143. QUEUE\_69\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1157. QUEUE\_69\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.868 QUEUE\_69\_STATUS\_C Register (offset = 3458h) [reset = 0h]

QUEUE\_69\_STATUS\_C is shown in Figure 16-1144 and described in Table 16-1158.

## Figure 16-1144. QUEUE\_69\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1158. QUEUE\_69\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.869 QUEUE\_70\_STATUS\_A Register (offset = 3460h) [reset = 0h]

QUEUE\_70\_STATUS\_A is shown in Figure 16-1145 and described in Table 16-1159.

## Figure 16-1145. QUEUE\_70\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1159. QUEUE\_70\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.870 QUEUE\_70\_STATUS\_B Register (offset = 3464h) [reset = 0h]

QUEUE\_70\_STATUS\_B is shown in Figure 16-1146 and described in Table 16-1160.

## Figure 16-1146. QUEUE\_70\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1160. QUEUE\_70\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.871 QUEUE\_70\_STATUS\_C Register (offset = 3468h) [reset = 0h]

QUEUE\_70\_STATUS\_C is shown in Figure 16-1147 and described in Table 16-1161.

## Figure 16-1147. QUEUE\_70\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1161. QUEUE\_70\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.872 QUEUE\_71\_STATUS\_A Register (offset = 3470h) [reset = 0h]

QUEUE\_71\_STATUS\_A is shown in Figure 16-1148 and described in Table 16-1162.

## Figure 16-1148. QUEUE\_71\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1162. QUEUE\_71\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.873 QUEUE\_71\_STATUS\_B Register (offset = 3474h) [reset = 0h]

QUEUE\_71\_STATUS\_B is shown in Figure 16-1149 and described in Table 16-1163.

## Figure 16-1149. QUEUE\_71\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1163. QUEUE\_71\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.874 QUEUE\_71\_STATUS\_C Register (offset = 3478h) [reset = 0h]

QUEUE\_71\_STATUS\_C is shown in Figure 16-1150 and described in Table 16-1164.

## Figure 16-1150. QUEUE\_71\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1164. QUEUE\_71\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.875 QUEUE\_72\_STATUS\_A Register (offset = 3480h) [reset = 0h]

QUEUE\_72\_STATUS\_A is shown in Figure 16-1151 and described in Table 16-1165.

## Figure 16-1151. QUEUE\_72\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1165. QUEUE\_72\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.876 QUEUE\_72\_STATUS\_B Register (offset = 3484h) [reset = 0h]

QUEUE\_72\_STATUS\_B is shown in Figure 16-1152 and described in Table 16-1166.

## Figure 16-1152. QUEUE\_72\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1166. QUEUE\_72\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.877 QUEUE\_72\_STATUS\_C Register (offset = 3488h) [reset = 0h]

QUEUE\_72\_STATUS\_C is shown in Figure 16-1153 and described in Table 16-1167.

## Figure 16-1153. QUEUE\_72\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1167. QUEUE\_72\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.878 QUEUE\_73\_STATUS\_A Register (offset = 3490h) [reset = 0h]

QUEUE\_73\_STATUS\_A is shown in Figure 16-1154 and described in Table 16-1168.

## Figure 16-1154. QUEUE\_73\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1168. QUEUE\_73\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.879 QUEUE\_73\_STATUS\_B Register (offset = 3494h) [reset = 0h]

QUEUE\_73\_STATUS\_B is shown in Figure 16-1155 and described in Table 16-1169.

## Figure 16-1155. QUEUE\_73\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1169. QUEUE\_73\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.880 QUEUE\_73\_STATUS\_C Register (offset = 3498h) [reset = 0h]

QUEUE\_73\_STATUS\_C is shown in Figure 16-1156 and described in Table 16-1170.

## Figure 16-1156. QUEUE\_73\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1170. QUEUE\_73\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.881 QUEUE\_74\_STATUS\_A Register (offset = 34A0h) [reset = 0h]

QUEUE\_74\_STATUS\_A is shown in Figure 16-1157 and described in Table 16-1171.

## Figure 16-1157. QUEUE\_74\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1171. QUEUE\_74\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.882 QUEUE\_74\_STATUS\_B Register (offset = 34A4h) [reset = 0h]

QUEUE\_74\_STATUS\_B is shown in Figure 16-1158 and described in Table 16-1172.

## Figure 16-1158. QUEUE\_74\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1172. QUEUE\_74\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.883 QUEUE\_74\_STATUS\_C Register (offset = 34A8h) [reset = 0h]

QUEUE\_74\_STATUS\_C is shown in Figure 16-1159 and described in Table 16-1173.

## Figure 16-1159. QUEUE\_74\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1173. QUEUE\_74\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.884 QUEUE\_75\_STATUS\_A Register (offset = 34B0h) [reset = 0h]

QUEUE\_75\_STATUS\_A is shown in Figure 16-1160 and described in Table 16-1174.

## Figure 16-1160. QUEUE\_75\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1174. QUEUE\_75\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.885 QUEUE\_75\_STATUS\_B Register (offset = 34B4h) [reset = 0h]

QUEUE\_75\_STATUS\_B is shown in Figure 16-1161 and described in Table 16-1175.

## Figure 16-1161. QUEUE\_75\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1175. QUEUE\_75\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.886 QUEUE\_75\_STATUS\_C Register (offset = 34B8h) [reset = 0h]

QUEUE\_75\_STATUS\_C is shown in Figure 16-1162 and described in Table 16-1176.

## Figure 16-1162. QUEUE\_75\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1176. QUEUE\_75\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.887 QUEUE\_76\_STATUS\_A Register (offset = 34C0h) [reset = 0h]

QUEUE\_76\_STATUS\_A is shown in Figure 16-1163 and described in Table 16-1177.

## Figure 16-1163. QUEUE\_76\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1177. QUEUE\_76\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.888 QUEUE\_76\_STATUS\_B Register (offset = 34C4h) [reset = 0h]

QUEUE\_76\_STATUS\_B is shown in Figure 16-1164 and described in Table 16-1178.

## Figure 16-1164. QUEUE\_76\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1178. QUEUE\_76\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.889 QUEUE\_76\_STATUS\_C Register (offset = 34C8h) [reset = 0h]

QUEUE\_76\_STATUS\_C is shown in Figure 16-1165 and described in Table 16-1179.

## Figure 16-1165. QUEUE\_76\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1179. QUEUE\_76\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.890 QUEUE\_77\_STATUS\_A Register (offset = 34D0h) [reset = 0h]

QUEUE\_77\_STATUS\_A is shown in Figure 16-1166 and described in Table 16-1180.

## Figure 16-1166. QUEUE\_77\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1180. QUEUE\_77\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.891 QUEUE\_77\_STATUS\_B Register (offset = 34D4h) [reset = 0h]

QUEUE\_77\_STATUS\_B is shown in Figure 16-1167 and described in Table 16-1181.

## Figure 16-1167. QUEUE\_77\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1181. QUEUE\_77\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.892 QUEUE\_77\_STATUS\_C Register (offset = 34D8h) [reset = 0h]

QUEUE\_77\_STATUS\_C is shown in Figure 16-1168 and described in Table 16-1182.

## Figure 16-1168. QUEUE\_77\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1182. QUEUE\_77\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.893 QUEUE\_78\_STATUS\_A Register (offset = 34E0h) [reset = 0h]

QUEUE\_78\_STATUS\_A is shown in Figure 16-1169 and described in Table 16-1183.

## Figure 16-1169. QUEUE\_78\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1183. QUEUE\_78\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.894 QUEUE\_78\_STATUS\_B Register (offset = 34E4h) [reset = 0h]

QUEUE\_78\_STATUS\_B is shown in Figure 16-1170 and described in Table 16-1184.

## Figure 16-1170. QUEUE\_78\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1184. QUEUE\_78\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.895 QUEUE\_78\_STATUS\_C Register (offset = 34E8h) [reset = 0h]

QUEUE\_78\_STATUS\_C is shown in Figure 16-1171 and described in Table 16-1185.

## Figure 16-1171. QUEUE\_78\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1185. QUEUE\_78\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.896 QUEUE\_79\_STATUS\_A Register (offset = 34F0h) [reset = 0h]

QUEUE\_79\_STATUS\_A is shown in Figure 16-1172 and described in Table 16-1186.

## Figure 16-1172. QUEUE\_79\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1186. QUEUE\_79\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.897 QUEUE\_79\_STATUS\_B Register (offset = 34F4h) [reset = 0h]

QUEUE\_79\_STATUS\_B is shown in Figure 16-1173 and described in Table 16-1187.

## Figure 16-1173. QUEUE\_79\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1187. QUEUE\_79\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.898 QUEUE\_79\_STATUS\_C Register (offset = 34F8h) [reset = 0h]

QUEUE\_79\_STATUS\_C is shown in Figure 16-1174 and described in Table 16-1188.

## Figure 16-1174. QUEUE\_79\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1188. QUEUE\_79\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.899 QUEUE\_80\_STATUS\_A Register (offset = 3500h) [reset = 0h]

QUEUE\_80\_STATUS\_A is shown in Figure 16-1175 and described in Table 16-1189.

## Figure 16-1175. QUEUE\_80\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1189. QUEUE\_80\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.900 QUEUE\_80\_STATUS\_B Register (offset = 3504h) [reset = 0h]

QUEUE\_80\_STATUS\_B is shown in Figure 16-1176 and described in Table 16-1190.

## Figure 16-1176. QUEUE\_80\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1190. QUEUE\_80\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.901 QUEUE\_80\_STATUS\_C Register (offset = 3508h) [reset = 0h]

QUEUE\_80\_STATUS\_C is shown in Figure 16-1177 and described in Table 16-1191.

## Figure 16-1177. QUEUE\_80\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1191. QUEUE\_80\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.902 QUEUE\_81\_STATUS\_A Register (offset = 3510h) [reset = 0h]

QUEUE\_81\_STATUS\_A is shown in Figure 16-1178 and described in Table 16-1192.

## Figure 16-1178. QUEUE\_81\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1192. QUEUE\_81\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.903 QUEUE\_81\_STATUS\_B Register (offset = 3514h) [reset = 0h]

QUEUE\_81\_STATUS\_B is shown in Figure 16-1179 and described in Table 16-1193.

## Figure 16-1179. QUEUE\_81\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1193. QUEUE\_81\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.904 QUEUE\_81\_STATUS\_C Register (offset = 3518h) [reset = 0h]

QUEUE\_81\_STATUS\_C is shown in Figure 16-1180 and described in Table 16-1194.

## Figure 16-1180. QUEUE\_81\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1194. QUEUE\_81\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.905 QUEUE\_82\_STATUS\_A Register (offset = 3520h) [reset = 0h]

QUEUE\_82\_STATUS\_A is shown in Figure 16-1181 and described in Table 16-1195.

## Figure 16-1181. QUEUE\_82\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1195. QUEUE\_82\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.906 QUEUE\_82\_STATUS\_B Register (offset = 3524h) [reset = 0h]

QUEUE\_82\_STATUS\_B is shown in Figure 16-1182 and described in Table 16-1196.

## Figure 16-1182. QUEUE\_82\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1196. QUEUE\_82\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.907 QUEUE\_82\_STATUS\_C Register (offset = 3528h) [reset = 0h]

QUEUE\_82\_STATUS\_C is shown in Figure 16-1183 and described in Table 16-1197.

## Figure 16-1183. QUEUE\_82\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1197. QUEUE\_82\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.908 QUEUE\_83\_STATUS\_A Register (offset = 3530h) [reset = 0h]

QUEUE\_83\_STATUS\_A is shown in Figure 16-1184 and described in Table 16-1198.

## Figure 16-1184. QUEUE\_83\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1198. QUEUE\_83\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.909 QUEUE\_83\_STATUS\_B Register (offset = 3534h) [reset = 0h]

QUEUE\_83\_STATUS\_B is shown in Figure 16-1185 and described in Table 16-1199.

## Figure 16-1185. QUEUE\_83\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1199. QUEUE\_83\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.910 QUEUE\_83\_STATUS\_C Register (offset = 3538h) [reset = 0h]

QUEUE\_83\_STATUS\_C is shown in Figure 16-1186 and described in Table 16-1200.

## Figure 16-1186. QUEUE\_83\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1200. QUEUE\_83\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.911 QUEUE\_84\_STATUS\_A Register (offset = 3540h) [reset = 0h]

QUEUE\_84\_STATUS\_A is shown in Figure 16-1187 and described in Table 16-1201.

## Figure 16-1187. QUEUE\_84\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1201. QUEUE\_84\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.912 QUEUE\_84\_STATUS\_B Register (offset = 3544h) [reset = 0h]

QUEUE\_84\_STATUS\_B is shown in Figure 16-1188 and described in Table 16-1202.

## Figure 16-1188. QUEUE\_84\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1202. QUEUE\_84\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.913 QUEUE\_84\_STATUS\_C Register (offset = 3548h) [reset = 0h]

QUEUE\_84\_STATUS\_C is shown in Figure 16-1189 and described in Table 16-1203.

## Figure 16-1189. QUEUE\_84\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1203. QUEUE\_84\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.914 QUEUE\_85\_STATUS\_A Register (offset = 3550h) [reset = 0h]

QUEUE\_85\_STATUS\_A is shown in Figure 16-1190 and described in Table 16-1204.

## Figure 16-1190. QUEUE\_85\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1204. QUEUE\_85\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.915 QUEUE\_85\_STATUS\_B Register (offset = 3554h) [reset = 0h]

QUEUE\_85\_STATUS\_B is shown in Figure 16-1191 and described in Table 16-1205.

## Figure 16-1191. QUEUE\_85\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1205. QUEUE\_85\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.916 QUEUE\_85\_STATUS\_C Register (offset = 3558h) [reset = 0h]

QUEUE\_85\_STATUS\_C is shown in Figure 16-1192 and described in Table 16-1206.

## Figure 16-1192. QUEUE\_85\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1206. QUEUE\_85\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.917 QUEUE\_86\_STATUS\_A Register (offset = 3560h) [reset = 0h]

QUEUE\_86\_STATUS\_A is shown in Figure 16-1193 and described in Table 16-1207.

## Figure 16-1193. QUEUE\_86\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1207. QUEUE\_86\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.918 QUEUE\_86\_STATUS\_B Register (offset = 3564h) [reset = 0h]

QUEUE\_86\_STATUS\_B is shown in Figure 16-1194 and described in Table 16-1208.

## Figure 16-1194. QUEUE\_86\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1208. QUEUE\_86\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.919 QUEUE\_86\_STATUS\_C Register (offset = 3568h) [reset = 0h]

QUEUE\_86\_STATUS\_C is shown in Figure 16-1195 and described in Table 16-1209.

## Figure 16-1195. QUEUE\_86\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1209. QUEUE\_86\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.920 QUEUE\_87\_STATUS\_A Register (offset = 3570h) [reset = 0h]

QUEUE\_87\_STATUS\_A is shown in Figure 16-1196 and described in Table 16-1210.

## Figure 16-1196. QUEUE\_87\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1210. QUEUE\_87\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.921 QUEUE\_87\_STATUS\_B Register (offset = 3574h) [reset = 0h]

QUEUE\_87\_STATUS\_B is shown in Figure 16-1197 and described in Table 16-1211.

## Figure 16-1197. QUEUE\_87\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1211. QUEUE\_87\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.922 QUEUE\_87\_STATUS\_C Register (offset = 3578h) [reset = 0h]

QUEUE\_87\_STATUS\_C is shown in Figure 16-1198 and described in Table 16-1212.

## Figure 16-1198. QUEUE\_87\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1212. QUEUE\_87\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.923 QUEUE\_88\_STATUS\_A Register (offset = 3580h) [reset = 0h]

QUEUE\_88\_STATUS\_A is shown in Figure 16-1199 and described in Table 16-1213.

## Figure 16-1199. QUEUE\_88\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1213. QUEUE\_88\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.924 QUEUE\_88\_STATUS\_B Register (offset = 3584h) [reset = 0h]

QUEUE\_88\_STATUS\_B is shown in Figure 16-1200 and described in Table 16-1214.

## Figure 16-1200. QUEUE\_88\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1214. QUEUE\_88\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.925 QUEUE\_88\_STATUS\_C Register (offset = 3588h) [reset = 0h]

QUEUE\_88\_STATUS\_C is shown in Figure 16-1201 and described in Table 16-1215.

## Figure 16-1201. QUEUE\_88\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1215. QUEUE\_88\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.926 QUEUE\_89\_STATUS\_A Register (offset = 3590h) [reset = 0h]

QUEUE\_89\_STATUS\_A is shown in Figure 16-1202 and described in Table 16-1216.

## Figure 16-1202. QUEUE\_89\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1216. QUEUE\_89\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.927 QUEUE\_89\_STATUS\_B Register (offset = 3594h) [reset = 0h]

QUEUE\_89\_STATUS\_B is shown in Figure 16-1203 and described in Table 16-1217.

## Figure 16-1203. QUEUE\_89\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1217. QUEUE\_89\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.928 QUEUE\_89\_STATUS\_C Register (offset = 3598h) [reset = 0h]

QUEUE\_89\_STATUS\_C is shown in Figure 16-1204 and described in Table 16-1218.

## Figure 16-1204. QUEUE\_89\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1218. QUEUE\_89\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.929 QUEUE\_90\_STATUS\_A Register (offset = 35A0h) [reset = 0h]

QUEUE\_90\_STATUS\_A is shown in Figure 16-1205 and described in Table 16-1219.

## Figure 16-1205. QUEUE\_90\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1219. QUEUE\_90\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.930 QUEUE\_90\_STATUS\_B Register (offset = 35A4h) [reset = 0h]

QUEUE\_90\_STATUS\_B is shown in Figure 16-1206 and described in Table 16-1220.

## Figure 16-1206. QUEUE\_90\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1220. QUEUE\_90\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.931 QUEUE\_90\_STATUS\_C Register (offset = 35A8h) [reset = 0h]

QUEUE\_90\_STATUS\_C is shown in Figure 16-1207 and described in Table 16-1221.

## Figure 16-1207. QUEUE\_90\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1221. QUEUE\_90\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.932 QUEUE\_91\_STATUS\_A Register (offset = 35B0h) [reset = 0h]

QUEUE\_91\_STATUS\_A is shown in Figure 16-1208 and described in Table 16-1222.

## Figure 16-1208. QUEUE\_91\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1222. QUEUE\_91\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.933 QUEUE\_91\_STATUS\_B Register (offset = 35B4h) [reset = 0h]

QUEUE\_91\_STATUS\_B is shown in Figure 16-1209 and described in Table 16-1223.

## Figure 16-1209. QUEUE\_91\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1223. QUEUE\_91\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.934 QUEUE\_91\_STATUS\_C Register (offset = 35B8h) [reset = 0h]

QUEUE\_91\_STATUS\_C is shown in Figure 16-1210 and described in Table 16-1224.

## Figure 16-1210. QUEUE\_91\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1224. QUEUE\_91\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.935 QUEUE\_92\_STATUS\_A Register (offset = 35C0h) [reset = 0h]

QUEUE\_92\_STATUS\_A is shown in Figure 16-1211 and described in Table 16-1225.

## Figure 16-1211. QUEUE\_92\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1225. QUEUE\_92\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.936 QUEUE\_92\_STATUS\_B Register (offset = 35C4h) [reset = 0h]

QUEUE\_92\_STATUS\_B is shown in Figure 16-1212 and described in Table 16-1226.

## Figure 16-1212. QUEUE\_92\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1226. QUEUE\_92\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.937 QUEUE\_92\_STATUS\_C Register (offset = 35C8h) [reset = 0h]

QUEUE\_92\_STATUS\_C is shown in Figure 16-1213 and described in Table 16-1227.

## Figure 16-1213. QUEUE\_92\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1227. QUEUE\_92\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.938 QUEUE\_93\_STATUS\_A Register (offset = 35D0h) [reset = 0h]

QUEUE\_93\_STATUS\_A is shown in Figure 16-1214 and described in Table 16-1228.

## Figure 16-1214. QUEUE\_93\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1228. QUEUE\_93\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.939 QUEUE\_93\_STATUS\_B Register (offset = 35D4h) [reset = 0h]

QUEUE\_93\_STATUS\_B is shown in Figure 16-1215 and described in Table 16-1229.

## Figure 16-1215. QUEUE\_93\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1229. QUEUE\_93\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.940 QUEUE\_93\_STATUS\_C Register (offset = 35D8h) [reset = 0h]

QUEUE\_93\_STATUS\_C is shown in Figure 16-1216 and described in Table 16-1230.

## Figure 16-1216. QUEUE\_93\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1230. QUEUE\_93\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.941 QUEUE\_94\_STATUS\_A Register (offset = 35E0h) [reset = 0h]

QUEUE\_94\_STATUS\_A is shown in Figure 16-1217 and described in Table 16-1231.

## Figure 16-1217. QUEUE\_94\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1231. QUEUE\_94\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.942 QUEUE\_94\_STATUS\_B Register (offset = 35E4h) [reset = 0h]

QUEUE\_94\_STATUS\_B is shown in Figure 16-1218 and described in Table 16-1232.

## Figure 16-1218. QUEUE\_94\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1232. QUEUE\_94\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.943 QUEUE\_94\_STATUS\_C Register (offset = 35E8h) [reset = 0h]

QUEUE\_94\_STATUS\_C is shown in Figure 16-1219 and described in Table 16-1233.

## Figure 16-1219. QUEUE\_94\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1233. QUEUE\_94\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.944 QUEUE\_95\_STATUS\_A Register (offset = 35F0h) [reset = 0h]

QUEUE\_95\_STATUS\_A is shown in Figure 16-1220 and described in Table 16-1234.

## Figure 16-1220. QUEUE\_95\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1234. QUEUE\_95\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.945 QUEUE\_95\_STATUS\_B Register (offset = 35F4h) [reset = 0h]

QUEUE\_95\_STATUS\_B is shown in Figure 16-1221 and described in Table 16-1235.

## Figure 16-1221. QUEUE\_95\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1235. QUEUE\_95\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.946 QUEUE\_95\_STATUS\_C Register (offset = 35F8h) [reset = 0h]

QUEUE\_95\_STATUS\_C is shown in Figure 16-1222 and described in Table 16-1236.

## Figure 16-1222. QUEUE\_95\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1236. QUEUE\_95\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.947 QUEUE\_96\_STATUS\_A Register (offset = 3600h) [reset = 0h]

QUEUE\_96\_STATUS\_A is shown in Figure 16-1223 and described in Table 16-1237.

## Figure 16-1223. QUEUE\_96\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1237. QUEUE\_96\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.948 QUEUE\_96\_STATUS\_B Register (offset = 3604h) [reset = 0h]

QUEUE\_96\_STATUS\_B is shown in Figure 16-1224 and described in Table 16-1238.

## Figure 16-1224. QUEUE\_96\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1238. QUEUE\_96\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.949 QUEUE\_96\_STATUS\_C Register (offset = 3608h) [reset = 0h]

QUEUE\_96\_STATUS\_C is shown in Figure 16-1225 and described in Table 16-1239.

## Figure 16-1225. QUEUE\_96\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1239. QUEUE\_96\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.950 QUEUE\_97\_STATUS\_A Register (offset = 3610h) [reset = 0h]

QUEUE\_97\_STATUS\_A is shown in Figure 16-1226 and described in Table 16-1240.

## Figure 16-1226. QUEUE\_97\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1240. QUEUE\_97\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.951 QUEUE\_97\_STATUS\_B Register (offset = 3614h) [reset = 0h]

QUEUE\_97\_STATUS\_B is shown in Figure 16-1227 and described in Table 16-1241.

## Figure 16-1227. QUEUE\_97\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1241. QUEUE\_97\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.952 QUEUE\_97\_STATUS\_C Register (offset = 3618h) [reset = 0h]

QUEUE\_97\_STATUS\_C is shown in Figure 16-1228 and described in Table 16-1242.

## Figure 16-1228. QUEUE\_97\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1242. QUEUE\_97\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.953 QUEUE\_98\_STATUS\_A Register (offset = 3620h) [reset = 0h]

QUEUE\_98\_STATUS\_A is shown in Figure 16-1229 and described in Table 16-1243.

## Figure 16-1229. QUEUE\_98\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1243. QUEUE\_98\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.954 QUEUE\_98\_STATUS\_B Register (offset = 3624h) [reset = 0h]

QUEUE\_98\_STATUS\_B is shown in Figure 16-1230 and described in Table 16-1244.

## Figure 16-1230. QUEUE\_98\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1244. QUEUE\_98\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.955 QUEUE\_98\_STATUS\_C Register (offset = 3628h) [reset = 0h]

QUEUE\_98\_STATUS\_C is shown in Figure 16-1231 and described in Table 16-1245.

## Figure 16-1231. QUEUE\_98\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1245. QUEUE\_98\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.956 QUEUE\_99\_STATUS\_A Register (offset = 3630h) [reset = 0h]

QUEUE\_99\_STATUS\_A is shown in Figure 16-1232 and described in Table 16-1246.

## Figure 16-1232. QUEUE\_99\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1246. QUEUE\_99\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.957 QUEUE\_99\_STATUS\_B Register (offset = 3634h) [reset = 0h]

QUEUE\_99\_STATUS\_B is shown in Figure 16-1233 and described in Table 16-1247.

## Figure 16-1233. QUEUE\_99\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1247. QUEUE\_99\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.958 QUEUE\_99\_STATUS\_C Register (offset = 3638h) [reset = 0h]

QUEUE\_99\_STATUS\_C is shown in Figure 16-1234 and described in Table 16-1248.

## Figure 16-1234. QUEUE\_99\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1248. QUEUE\_99\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.959 QUEUE\_100\_STATUS\_A Register (offset = 3640h) [reset = 0h]

QUEUE\_100\_STATUS\_A is shown in Figure 16-1235 and described in Table 16-1249.

## Figure 16-1235. QUEUE\_100\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1249. QUEUE\_100\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.960 QUEUE\_100\_STATUS\_B Register (offset = 3644h) [reset = 0h]

QUEUE\_100\_STATUS\_B is shown in Figure 16-1236 and described in Table 16-1250.

## Figure 16-1236. QUEUE\_100\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1250. QUEUE\_100\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.961 QUEUE\_100\_STATUS\_C Register (offset = 3648h) [reset = 0h]

QUEUE\_100\_STATUS\_C is shown in Figure 16-1237 and described in Table 16-1251.

## Figure 16-1237. QUEUE\_100\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1251. QUEUE\_100\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.962 QUEUE\_101\_STATUS\_A Register (offset = 3650h) [reset = 0h]

QUEUE\_101\_STATUS\_A is shown in Figure 16-1238 and described in Table 16-1252.

## Figure 16-1238. QUEUE\_101\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1252. QUEUE\_101\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.963 QUEUE\_101\_STATUS\_B Register (offset = 3654h) [reset = 0h]

QUEUE\_101\_STATUS\_B is shown in Figure 16-1239 and described in Table 16-1253.

## Figure 16-1239. QUEUE\_101\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1253. QUEUE\_101\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.964 QUEUE\_101\_STATUS\_C Register (offset = 3658h) [reset = 0h]

QUEUE\_101\_STATUS\_C is shown in Figure 16-1240 and described in Table 16-1254.

## Figure 16-1240. QUEUE\_101\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1254. QUEUE\_101\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.965 QUEUE\_102\_STATUS\_A Register (offset = 3660h) [reset = 0h]

QUEUE\_102\_STATUS\_A is shown in Figure 16-1241 and described in Table 16-1255.

## Figure 16-1241. QUEUE\_102\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1255. QUEUE\_102\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.966 QUEUE\_102\_STATUS\_B Register (offset = 3664h) [reset = 0h]

QUEUE\_102\_STATUS\_B is shown in Figure 16-1242 and described in Table 16-1256.

## Figure 16-1242. QUEUE\_102\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1256. QUEUE\_102\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.967 QUEUE\_102\_STATUS\_C Register (offset = 3668h) [reset = 0h]

QUEUE\_102\_STATUS\_C is shown in Figure 16-1243 and described in Table 16-1257.

## Figure 16-1243. QUEUE\_102\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1257. QUEUE\_102\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.968 QUEUE\_103\_STATUS\_A Register (offset = 3670h) [reset = 0h]

QUEUE\_103\_STATUS\_A is shown in Figure 16-1244 and described in Table 16-1258.

## Figure 16-1244. QUEUE\_103\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1258. QUEUE\_103\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.969 QUEUE\_103\_STATUS\_B Register (offset = 3674h) [reset = 0h]

QUEUE\_103\_STATUS\_B is shown in Figure 16-1245 and described in Table 16-1259.

## Figure 16-1245. QUEUE\_103\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1259. QUEUE\_103\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.970 QUEUE\_103\_STATUS\_C Register (offset = 3678h) [reset = 0h]

QUEUE\_103\_STATUS\_C is shown in Figure 16-1246 and described in Table 16-1260.

## Figure 16-1246. QUEUE\_103\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1260. QUEUE\_103\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.971 QUEUE\_104\_STATUS\_A Register (offset = 3680h) [reset = 0h]

QUEUE\_104\_STATUS\_A is shown in Figure 16-1247 and described in Table 16-1261.

## Figure 16-1247. QUEUE\_104\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1261. QUEUE\_104\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.972 QUEUE\_104\_STATUS\_B Register (offset = 3684h) [reset = 0h]

QUEUE\_104\_STATUS\_B is shown in Figure 16-1248 and described in Table 16-1262.

## Figure 16-1248. QUEUE\_104\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1262. QUEUE\_104\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.973 QUEUE\_104\_STATUS\_C Register (offset = 3688h) [reset = 0h]

QUEUE\_104\_STATUS\_C is shown in Figure 16-1249 and described in Table 16-1263.

## Figure 16-1249. QUEUE\_104\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1263. QUEUE\_104\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.974 QUEUE\_105\_STATUS\_A Register (offset = 3690h) [reset = 0h]

QUEUE\_105\_STATUS\_A is shown in Figure 16-1250 and described in Table 16-1264.

## Figure 16-1250. QUEUE\_105\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1264. QUEUE\_105\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.975 QUEUE\_105\_STATUS\_B Register (offset = 3694h) [reset = 0h]

QUEUE\_105\_STATUS\_B is shown in Figure 16-1251 and described in Table 16-1265.

## Figure 16-1251. QUEUE\_105\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1265. QUEUE\_105\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.976 QUEUE\_105\_STATUS\_C Register (offset = 3698h) [reset = 0h]

QUEUE\_105\_STATUS\_C is shown in Figure 16-1252 and described in Table 16-1266.

## Figure 16-1252. QUEUE\_105\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1266. QUEUE\_105\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.977 QUEUE\_106\_STATUS\_A Register (offset = 36A0h) [reset = 0h]

QUEUE\_106\_STATUS\_A is shown in Figure 16-1253 and described in Table 16-1267.

## Figure 16-1253. QUEUE\_106\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1267. QUEUE\_106\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.978 QUEUE\_106\_STATUS\_B Register (offset = 36A4h) [reset = 0h]

QUEUE\_106\_STATUS\_B is shown in Figure 16-1254 and described in Table 16-1268.

## Figure 16-1254. QUEUE\_106\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1268. QUEUE\_106\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.979 QUEUE\_106\_STATUS\_C Register (offset = 36A8h) [reset = 0h]

QUEUE\_106\_STATUS\_C is shown in Figure 16-1255 and described in Table 16-1269.

## Figure 16-1255. QUEUE\_106\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1269. QUEUE\_106\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.980 QUEUE\_107\_STATUS\_A Register (offset = 36B0h) [reset = 0h]

QUEUE\_107\_STATUS\_A is shown in Figure 16-1256 and described in Table 16-1270.

## Figure 16-1256. QUEUE\_107\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1270. QUEUE\_107\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.981 QUEUE\_107\_STATUS\_B Register (offset = 36B4h) [reset = 0h]

QUEUE\_107\_STATUS\_B is shown in Figure 16-1257 and described in Table 16-1271.

## Figure 16-1257. QUEUE\_107\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1271. QUEUE\_107\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.982 QUEUE\_107\_STATUS\_C Register (offset = 36B8h) [reset = 0h]

QUEUE\_107\_STATUS\_C is shown in Figure 16-1258 and described in Table 16-1272.

## Figure 16-1258. QUEUE\_107\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1272. QUEUE\_107\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.983 QUEUE\_108\_STATUS\_A Register (offset = 36C0h) [reset = 0h]

QUEUE\_108\_STATUS\_A is shown in Figure 16-1259 and described in Table 16-1273.

## Figure 16-1259. QUEUE\_108\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1273. QUEUE\_108\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.984 QUEUE\_108\_STATUS\_B Register (offset = 36C4h) [reset = 0h]

QUEUE\_108\_STATUS\_B is shown in Figure 16-1260 and described in Table 16-1274.

## Figure 16-1260. QUEUE\_108\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1274. QUEUE\_108\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.985 QUEUE\_108\_STATUS\_C Register (offset = 36C8h) [reset = 0h]

QUEUE\_108\_STATUS\_C is shown in Figure 16-1261 and described in Table 16-1275.

## Figure 16-1261. QUEUE\_108\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1275. QUEUE\_108\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.986 QUEUE\_109\_STATUS\_A Register (offset = 36D0h) [reset = 0h]

QUEUE\_109\_STATUS\_A is shown in Figure 16-1262 and described in Table 16-1276.

## Figure 16-1262. QUEUE\_109\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1276. QUEUE\_109\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.987 QUEUE\_109\_STATUS\_B Register (offset = 36D4h) [reset = 0h]

QUEUE\_109\_STATUS\_B is shown in Figure 16-1263 and described in Table 16-1277.

## Figure 16-1263. QUEUE\_109\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1277. QUEUE\_109\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.988 QUEUE\_109\_STATUS\_C Register (offset = 36D8h) [reset = 0h]

QUEUE\_109\_STATUS\_C is shown in Figure 16-1264 and described in Table 16-1278.

## Figure 16-1264. QUEUE\_109\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1278. QUEUE\_109\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.989 QUEUE\_110\_STATUS\_A Register (offset = 36E0h) [reset = 0h]

QUEUE\_110\_STATUS\_A is shown in Figure 16-1265 and described in Table 16-1279.

## Figure 16-1265. QUEUE\_110\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1279. QUEUE\_110\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.990 QUEUE\_110\_STATUS\_B Register (offset = 36E4h) [reset = 0h]

QUEUE\_110\_STATUS\_B is shown in Figure 16-1266 and described in Table 16-1280.

## Figure 16-1266. QUEUE\_110\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1280. QUEUE\_110\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.991 QUEUE\_110\_STATUS\_C Register (offset = 36E8h) [reset = 0h]

QUEUE\_110\_STATUS\_C is shown in Figure 16-1267 and described in Table 16-1281.

## Figure 16-1267. QUEUE\_110\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1281. QUEUE\_110\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.992 QUEUE\_111\_STATUS\_A Register (offset = 36F0h) [reset = 0h]

QUEUE\_111\_STATUS\_A is shown in Figure 16-1268 and described in Table 16-1282.

## Figure 16-1268. QUEUE\_111\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1282. QUEUE\_111\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.993 QUEUE\_111\_STATUS\_B Register (offset = 36F4h) [reset = 0h]

QUEUE\_111\_STATUS\_B is shown in Figure 16-1269 and described in Table 16-1283.

## Figure 16-1269. QUEUE\_111\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1283. QUEUE\_111\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.994 QUEUE\_111\_STATUS\_C Register (offset = 36F8h) [reset = 0h]

QUEUE\_111\_STATUS\_C is shown in Figure 16-1270 and described in Table 16-1284.

## Figure 16-1270. QUEUE\_111\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1284. QUEUE\_111\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.995 QUEUE\_112\_STATUS\_A Register (offset = 3700h) [reset = 0h]

QUEUE\_112\_STATUS\_A is shown in Figure 16-1271 and described in Table 16-1285.

## Figure 16-1271. QUEUE\_112\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1285. QUEUE\_112\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.996 QUEUE\_112\_STATUS\_B Register (offset = 3704h) [reset = 0h]

QUEUE\_112\_STATUS\_B is shown in Figure 16-1272 and described in Table 16-1286.

## Figure 16-1272. QUEUE\_112\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1286. QUEUE\_112\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.997 QUEUE\_112\_STATUS\_C Register (offset = 3708h) [reset = 0h]

QUEUE\_112\_STATUS\_C is shown in Figure 16-1273 and described in Table 16-1287.

## Figure 16-1273. QUEUE\_112\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1287. QUEUE\_112\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.998 QUEUE\_113\_STATUS\_A Register (offset = 3710h) [reset = 0h]

QUEUE\_113\_STATUS\_A is shown in Figure 16-1274 and described in Table 16-1288.

## Figure 16-1274. QUEUE\_113\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1288. QUEUE\_113\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.999 QUEUE\_113\_STATUS\_B Register (offset = 3714h) [reset = 0h]

QUEUE\_113\_STATUS\_B is shown in Figure 16-1275 and described in Table 16-1289.

## Figure 16-1275. QUEUE\_113\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1289. QUEUE\_113\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1000 QUEUE\_113\_STATUS\_C Register (offset = 3718h) [reset = 0h]

QUEUE\_113\_STATUS\_C is shown in Figure 16-1276 and described in Table 16-1290.

## Figure 16-1276. QUEUE\_113\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1290. QUEUE\_113\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1001 QUEUE\_114\_STATUS\_A Register (offset = 3720h) [reset = 0h]

QUEUE\_114\_STATUS\_A is shown in Figure 16-1277 and described in Table 16-1291.

## Figure 16-1277. QUEUE\_114\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1291. QUEUE\_114\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1002 QUEUE\_114\_STATUS\_B Register (offset = 3724h) [reset = 0h]

QUEUE\_114\_STATUS\_B is shown in Figure 16-1278 and described in Table 16-1292.

## Figure 16-1278. QUEUE\_114\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1292. QUEUE\_114\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1003 QUEUE\_114\_STATUS\_C Register (offset = 3728h) [reset = 0h]

QUEUE\_114\_STATUS\_C is shown in Figure 16-1279 and described in Table 16-1293.

## Figure 16-1279. QUEUE\_114\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1293. QUEUE\_114\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1004 QUEUE\_115\_STATUS\_A Register (offset = 3730h) [reset = 0h]

QUEUE\_115\_STATUS\_A is shown in Figure 16-1280 and described in Table 16-1294.

## Figure 16-1280. QUEUE\_115\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1294. QUEUE\_115\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1005 QUEUE\_115\_STATUS\_B Register (offset = 3734h) [reset = 0h]

QUEUE\_115\_STATUS\_B is shown in Figure 16-1281 and described in Table 16-1295.

## Figure 16-1281. QUEUE\_115\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1295. QUEUE\_115\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1006 QUEUE\_115\_STATUS\_C Register (offset = 3738h) [reset = 0h]

QUEUE\_115\_STATUS\_C is shown in Figure 16-1282 and described in Table 16-1296.

## Figure 16-1282. QUEUE\_115\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1296. QUEUE\_115\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1007 QUEUE\_116\_STATUS\_A Register (offset = 3740h) [reset = 0h]

QUEUE\_116\_STATUS\_A is shown in Figure 16-1283 and described in Table 16-1297.

## Figure 16-1283. QUEUE\_116\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1297. QUEUE\_116\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1008 QUEUE\_116\_STATUS\_B Register (offset = 3744h) [reset = 0h]

QUEUE\_116\_STATUS\_B is shown in Figure 16-1284 and described in Table 16-1298.

## Figure 16-1284. QUEUE\_116\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1298. QUEUE\_116\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1009 QUEUE\_116\_STATUS\_C Register (offset = 3748h) [reset = 0h]

QUEUE\_116\_STATUS\_C is shown in Figure 16-1285 and described in Table 16-1299.

## Figure 16-1285. QUEUE\_116\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1299. QUEUE\_116\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1010 QUEUE\_117\_STATUS\_A Register (offset = 3750h) [reset = 0h]

QUEUE\_117\_STATUS\_A is shown in Figure 16-1286 and described in Table 16-1300.

## Figure 16-1286. QUEUE\_117\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1300. QUEUE\_117\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1011 QUEUE\_117\_STATUS\_B Register (offset = 3754h) [reset = 0h]

QUEUE\_117\_STATUS\_B is shown in Figure 16-1287 and described in Table 16-1301.

## Figure 16-1287. QUEUE\_117\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1301. QUEUE\_117\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1012 QUEUE\_117\_STATUS\_C Register (offset = 3758h) [reset = 0h]

QUEUE\_117\_STATUS\_C is shown in Figure 16-1288 and described in Table 16-1302.

## Figure 16-1288. QUEUE\_117\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1302. QUEUE\_117\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1013 QUEUE\_118\_STATUS\_A Register (offset = 3760h) [reset = 0h]

QUEUE\_118\_STATUS\_A is shown in Figure 16-1289 and described in Table 16-1303.

## Figure 16-1289. QUEUE\_118\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1303. QUEUE\_118\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1014 QUEUE\_118\_STATUS\_B Register (offset = 3764h) [reset = 0h]

QUEUE\_118\_STATUS\_B is shown in Figure 16-1290 and described in Table 16-1304.

## Figure 16-1290. QUEUE\_118\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1304. QUEUE\_118\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1015 QUEUE\_118\_STATUS\_C Register (offset = 3768h) [reset = 0h]

QUEUE\_118\_STATUS\_C is shown in Figure 16-1291 and described in Table 16-1305.

## Figure 16-1291. QUEUE\_118\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1305. QUEUE\_118\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1016 QUEUE\_119\_STATUS\_A Register (offset = 3770h) [reset = 0h]

QUEUE\_119\_STATUS\_A is shown in Figure 16-1292 and described in Table 16-1306.

## Figure 16-1292. QUEUE\_119\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1306. QUEUE\_119\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1017 QUEUE\_119\_STATUS\_B Register (offset = 3774h) [reset = 0h]

QUEUE\_119\_STATUS\_B is shown in Figure 16-1293 and described in Table 16-1307.

## Figure 16-1293. QUEUE\_119\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1307. QUEUE\_119\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1018 QUEUE\_119\_STATUS\_C Register (offset = 3778h) [reset = 0h]

QUEUE\_119\_STATUS\_C is shown in Figure 16-1294 and described in Table 16-1308.

## Figure 16-1294. QUEUE\_119\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1308. QUEUE\_119\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1019 QUEUE\_120\_STATUS\_A Register (offset = 3780h) [reset = 0h]

QUEUE\_120\_STATUS\_A is shown in Figure 16-1295 and described in Table 16-1309.

## Figure 16-1295. QUEUE\_120\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1309. QUEUE\_120\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1020 QUEUE\_120\_STATUS\_B Register (offset = 3784h) [reset = 0h]

QUEUE\_120\_STATUS\_B is shown in Figure 16-1296 and described in Table 16-1310.

## Figure 16-1296. QUEUE\_120\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1310. QUEUE\_120\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1021 QUEUE\_120\_STATUS\_C Register (offset = 3788h) [reset = 0h]

QUEUE\_120\_STATUS\_C is shown in Figure 16-1297 and described in Table 16-1311.

## Figure 16-1297. QUEUE\_120\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1311. QUEUE\_120\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1022 QUEUE\_121\_STATUS\_A Register (offset = 3790h) [reset = 0h]

QUEUE\_121\_STATUS\_A is shown in Figure 16-1298 and described in Table 16-1312.

## Figure 16-1298. QUEUE\_121\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1312. QUEUE\_121\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1023 QUEUE\_121\_STATUS\_B Register (offset = 3794h) [reset = 0h]

QUEUE\_121\_STATUS\_B is shown in Figure 16-1299 and described in Table 16-1313.

## Figure 16-1299. QUEUE\_121\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1313. QUEUE\_121\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1024 QUEUE\_121\_STATUS\_C Register (offset = 3798h) [reset = 0h]

QUEUE\_121\_STATUS\_C is shown in Figure 16-1300 and described in Table 16-1314.

## Figure 16-1300. QUEUE\_121\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1314. QUEUE\_121\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1025 QUEUE\_122\_STATUS\_A Register (offset = 37A0h) [reset = 0h]

QUEUE\_122\_STATUS\_A is shown in Figure 16-1301 and described in Table 16-1315.

## Figure 16-1301. QUEUE\_122\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1315. QUEUE\_122\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1026 QUEUE\_122\_STATUS\_B Register (offset = 37A4h) [reset = 0h]

QUEUE\_122\_STATUS\_B is shown in Figure 16-1302 and described in Table 16-1316.

## Figure 16-1302. QUEUE\_122\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1316. QUEUE\_122\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1027 QUEUE\_122\_STATUS\_C Register (offset = 37A8h) [reset = 0h]

QUEUE\_122\_STATUS\_C is shown in Figure 16-1303 and described in Table 16-1317.

## Figure 16-1303. QUEUE\_122\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1317. QUEUE\_122\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1028 QUEUE\_123\_STATUS\_A Register (offset = 37B0h) [reset = 0h]

QUEUE\_123\_STATUS\_A is shown in Figure 16-1304 and described in Table 16-1318.

## Figure 16-1304. QUEUE\_123\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1318. QUEUE\_123\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1029 QUEUE\_123\_STATUS\_B Register (offset = 37B4h) [reset = 0h]

QUEUE\_123\_STATUS\_B is shown in Figure 16-1305 and described in Table 16-1319.

## Figure 16-1305. QUEUE\_123\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1319. QUEUE\_123\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1030 QUEUE\_123\_STATUS\_C Register (offset = 37B8h) [reset = 0h]

QUEUE\_123\_STATUS\_C is shown in Figure 16-1306 and described in Table 16-1320.

## Figure 16-1306. QUEUE\_123\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1320. QUEUE\_123\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1031 QUEUE\_124\_STATUS\_A Register (offset = 37C0h) [reset = 0h]

QUEUE\_124\_STATUS\_A is shown in Figure 16-1307 and described in Table 16-1321.

## Figure 16-1307. QUEUE\_124\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1321. QUEUE\_124\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1032 QUEUE\_124\_STATUS\_B Register (offset = 37C4h) [reset = 0h]

QUEUE\_124\_STATUS\_B is shown in Figure 16-1308 and described in Table 16-1322.

## Figure 16-1308. QUEUE\_124\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1322. QUEUE\_124\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1033 QUEUE\_124\_STATUS\_C Register (offset = 37C8h) [reset = 0h]

QUEUE\_124\_STATUS\_C is shown in Figure 16-1309 and described in Table 16-1323.

## Figure 16-1309. QUEUE\_124\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1323. QUEUE\_124\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1034 QUEUE\_125\_STATUS\_A Register (offset = 37D0h) [reset = 0h]

QUEUE\_125\_STATUS\_A is shown in Figure 16-1310 and described in Table 16-1324.

## Figure 16-1310. QUEUE\_125\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1324. QUEUE\_125\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1035 QUEUE\_125\_STATUS\_B Register (offset = 37D4h) [reset = 0h]

QUEUE\_125\_STATUS\_B is shown in Figure 16-1311 and described in Table 16-1325.

## Figure 16-1311. QUEUE\_125\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1325. QUEUE\_125\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1036 QUEUE\_125\_STATUS\_C Register (offset = 37D8h) [reset = 0h]

QUEUE\_125\_STATUS\_C is shown in Figure 16-1312 and described in Table 16-1326.

## Figure 16-1312. QUEUE\_125\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1326. QUEUE\_125\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1037 QUEUE\_126\_STATUS\_A Register (offset = 37E0h) [reset = 0h]

QUEUE\_126\_STATUS\_A is shown in Figure 16-1313 and described in Table 16-1327.

## Figure 16-1313. QUEUE\_126\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1327. QUEUE\_126\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1038 QUEUE\_126\_STATUS\_B Register (offset = 37E4h) [reset = 0h]

QUEUE\_126\_STATUS\_B is shown in Figure 16-1314 and described in Table 16-1328.

## Figure 16-1314. QUEUE\_126\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1328. QUEUE\_126\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1039 QUEUE\_126\_STATUS\_C Register (offset = 37E8h) [reset = 0h]

QUEUE\_126\_STATUS\_C is shown in Figure 16-1315 and described in Table 16-1329.

## Figure 16-1315. QUEUE\_126\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1329. QUEUE\_126\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1040 QUEUE\_127\_STATUS\_A Register (offset = 37F0h) [reset = 0h]

QUEUE\_127\_STATUS\_A is shown in Figure 16-1316 and described in Table 16-1330.

## Figure 16-1316. QUEUE\_127\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1330. QUEUE\_127\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1041 QUEUE\_127\_STATUS\_B Register (offset = 37F4h) [reset = 0h]

QUEUE\_127\_STATUS\_B is shown in Figure 16-1317 and described in Table 16-1331.

## Figure 16-1317. QUEUE\_127\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1331. QUEUE\_127\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1042 QUEUE\_127\_STATUS\_C Register (offset = 37F8h) [reset = 0h]

QUEUE\_127\_STATUS\_C is shown in Figure 16-1318 and described in Table 16-1332.

## Figure 16-1318. QUEUE\_127\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1332. QUEUE\_127\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1043 QUEUE\_128\_STATUS\_A Register (offset = 3800h) [reset = 0h]

QUEUE\_128\_STATUS\_A is shown in Figure 16-1319 and described in Table 16-1333.

## Figure 16-1319. QUEUE\_128\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1333. QUEUE\_128\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1044 QUEUE\_128\_STATUS\_B Register (offset = 3804h) [reset = 0h]

QUEUE\_128\_STATUS\_B is shown in Figure 16-1320 and described in Table 16-1334.

## Figure 16-1320. QUEUE\_128\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1334. QUEUE\_128\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1045 QUEUE\_128\_STATUS\_C Register (offset = 3808h) [reset = 0h]

QUEUE\_128\_STATUS\_C is shown in Figure 16-1321 and described in Table 16-1335.

## Figure 16-1321. QUEUE\_128\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1335. QUEUE\_128\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1046 QUEUE\_129\_STATUS\_A Register (offset = 3810h) [reset = 0h]

QUEUE\_129\_STATUS\_A is shown in Figure 16-1322 and described in Table 16-1336.

## Figure 16-1322. QUEUE\_129\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1336. QUEUE\_129\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1047 QUEUE\_129\_STATUS\_B Register (offset = 3814h) [reset = 0h]

QUEUE\_129\_STATUS\_B is shown in Figure 16-1323 and described in Table 16-1337.

## Figure 16-1323. QUEUE\_129\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1337. QUEUE\_129\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1048 QUEUE\_129\_STATUS\_C Register (offset = 3818h) [reset = 0h]

QUEUE\_129\_STATUS\_C is shown in Figure 16-1324 and described in Table 16-1338.

## Figure 16-1324. QUEUE\_129\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1338. QUEUE\_129\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1049 QUEUE\_130\_STATUS\_A Register (offset = 3820h) [reset = 0h]

QUEUE\_130\_STATUS\_A is shown in Figure 16-1325 and described in Table 16-1339.

## Figure 16-1325. QUEUE\_130\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1339. QUEUE\_130\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1050 QUEUE\_130\_STATUS\_B Register (offset = 3824h) [reset = 0h]

QUEUE\_130\_STATUS\_B is shown in Figure 16-1326 and described in Table 16-1340.

## Figure 16-1326. QUEUE\_130\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1340. QUEUE\_130\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1051 QUEUE\_130\_STATUS\_C Register (offset = 3828h) [reset = 0h]

QUEUE\_130\_STATUS\_C is shown in Figure 16-1327 and described in Table 16-1341.

## Figure 16-1327. QUEUE\_130\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1341. QUEUE\_130\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1052 QUEUE\_131\_STATUS\_A Register (offset = 3830h) [reset = 0h]

QUEUE\_131\_STATUS\_A is shown in Figure 16-1328 and described in Table 16-1342.

## Figure 16-1328. QUEUE\_131\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1342. QUEUE\_131\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1053 QUEUE\_131\_STATUS\_B Register (offset = 3834h) [reset = 0h]

QUEUE\_131\_STATUS\_B is shown in Figure 16-1329 and described in Table 16-1343.

## Figure 16-1329. QUEUE\_131\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1343. QUEUE\_131\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1054 QUEUE\_131\_STATUS\_C Register (offset = 3838h) [reset = 0h]

QUEUE\_131\_STATUS\_C is shown in Figure 16-1330 and described in Table 16-1344.

## Figure 16-1330. QUEUE\_131\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1344. QUEUE\_131\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1055 QUEUE\_132\_STATUS\_A Register (offset = 3840h) [reset = 0h]

QUEUE\_132\_STATUS\_A is shown in Figure 16-1331 and described in Table 16-1345.

## Figure 16-1331. QUEUE\_132\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1345. QUEUE\_132\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1056 QUEUE\_132\_STATUS\_B Register (offset = 3844h) [reset = 0h]

QUEUE\_132\_STATUS\_B is shown in Figure 16-1332 and described in Table 16-1346.

## Figure 16-1332. QUEUE\_132\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1346. QUEUE\_132\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1057 QUEUE\_132\_STATUS\_C Register (offset = 3848h) [reset = 0h]

QUEUE\_132\_STATUS\_C is shown in Figure 16-1333 and described in Table 16-1347.

## Figure 16-1333. QUEUE\_132\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1347. QUEUE\_132\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1058 QUEUE\_133\_STATUS\_A Register (offset = 3850h) [reset = 0h]

QUEUE\_133\_STATUS\_A is shown in Figure 16-1334 and described in Table 16-1348.

## Figure 16-1334. QUEUE\_133\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1348. QUEUE\_133\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1059 QUEUE\_133\_STATUS\_B Register (offset = 3854h) [reset = 0h]

QUEUE\_133\_STATUS\_B is shown in Figure 16-1335 and described in Table 16-1349.

## Figure 16-1335. QUEUE\_133\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1349. QUEUE\_133\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1060 QUEUE\_133\_STATUS\_C Register (offset = 3858h) [reset = 0h]

QUEUE\_133\_STATUS\_C is shown in Figure 16-1336 and described in Table 16-1350.

## Figure 16-1336. QUEUE\_133\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1350. QUEUE\_133\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1061 QUEUE\_134\_STATUS\_A Register (offset = 3860h) [reset = 0h]

QUEUE\_134\_STATUS\_A is shown in Figure 16-1337 and described in Table 16-1351.

## Figure 16-1337. QUEUE\_134\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1351. QUEUE\_134\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1062 QUEUE\_134\_STATUS\_B Register (offset = 3864h) [reset = 0h]

QUEUE\_134\_STATUS\_B is shown in Figure 16-1338 and described in Table 16-1352.

## Figure 16-1338. QUEUE\_134\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1352. QUEUE\_134\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1063 QUEUE\_134\_STATUS\_C Register (offset = 3868h) [reset = 0h]

QUEUE\_134\_STATUS\_C is shown in Figure 16-1339 and described in Table 16-1353.

## Figure 16-1339. QUEUE\_134\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1353. QUEUE\_134\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1064 QUEUE\_135\_STATUS\_A Register (offset = 3870h) [reset = 0h]

QUEUE\_135\_STATUS\_A is shown in Figure 16-1340 and described in Table 16-1354.

## Figure 16-1340. QUEUE\_135\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1354. QUEUE\_135\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1065 QUEUE\_135\_STATUS\_B Register (offset = 3874h) [reset = 0h]

QUEUE\_135\_STATUS\_B is shown in Figure 16-1341 and described in Table 16-1355.

## Figure 16-1341. QUEUE\_135\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1355. QUEUE\_135\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1066 QUEUE\_135\_STATUS\_C Register (offset = 3878h) [reset = 0h]

QUEUE\_135\_STATUS\_C is shown in Figure 16-1342 and described in Table 16-1356.

## Figure 16-1342. QUEUE\_135\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1356. QUEUE\_135\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1067 QUEUE\_136\_STATUS\_A Register (offset = 3880h) [reset = 0h]

QUEUE\_136\_STATUS\_A is shown in Figure 16-1343 and described in Table 16-1357.

## Figure 16-1343. QUEUE\_136\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1357. QUEUE\_136\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1068 QUEUE\_136\_STATUS\_B Register (offset = 3884h) [reset = 0h]

QUEUE\_136\_STATUS\_B is shown in Figure 16-1344 and described in Table 16-1358.

## Figure 16-1344. QUEUE\_136\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1358. QUEUE\_136\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1069 QUEUE\_136\_STATUS\_C Register (offset = 3888h) [reset = 0h]

QUEUE\_136\_STATUS\_C is shown in Figure 16-1345 and described in Table 16-1359.

## Figure 16-1345. QUEUE\_136\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1359. QUEUE\_136\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1070 QUEUE\_137\_STATUS\_A Register (offset = 3890h) [reset = 0h]

QUEUE\_137\_STATUS\_A is shown in Figure 16-1346 and described in Table 16-1360.

## Figure 16-1346. QUEUE\_137\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1360. QUEUE\_137\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1071 QUEUE\_137\_STATUS\_B Register (offset = 3894h) [reset = 0h]

QUEUE\_137\_STATUS\_B is shown in Figure 16-1347 and described in Table 16-1361.

## Figure 16-1347. QUEUE\_137\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1361. QUEUE\_137\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1072 QUEUE\_137\_STATUS\_C Register (offset = 3898h) [reset = 0h]

QUEUE\_137\_STATUS\_C is shown in Figure 16-1348 and described in Table 16-1362.

## Figure 16-1348. QUEUE\_137\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1362. QUEUE\_137\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1073 QUEUE\_138\_STATUS\_A Register (offset = 38A0h) [reset = 0h]

QUEUE\_138\_STATUS\_A is shown in Figure 16-1349 and described in Table 16-1363.

## Figure 16-1349. QUEUE\_138\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1363. QUEUE\_138\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1074 QUEUE\_138\_STATUS\_B Register (offset = 38A4h) [reset = 0h]

QUEUE\_138\_STATUS\_B is shown in Figure 16-1350 and described in Table 16-1364.

## Figure 16-1350. QUEUE\_138\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1364. QUEUE\_138\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1075 QUEUE\_138\_STATUS\_C Register (offset = 38A8h) [reset = 0h]

QUEUE\_138\_STATUS\_C is shown in Figure 16-1351 and described in Table 16-1365.

## Figure 16-1351. QUEUE\_138\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1365. QUEUE\_138\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1076 QUEUE\_139\_STATUS\_A Register (offset = 38B0h) [reset = 0h]

QUEUE\_139\_STATUS\_A is shown in Figure 16-1352 and described in Table 16-1366.

## Figure 16-1352. QUEUE\_139\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1366. QUEUE\_139\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1077 QUEUE\_139\_STATUS\_B Register (offset = 38B4h) [reset = 0h]

QUEUE\_139\_STATUS\_B is shown in Figure 16-1353 and described in Table 16-1367.

## Figure 16-1353. QUEUE\_139\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1367. QUEUE\_139\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1078 QUEUE\_139\_STATUS\_C Register (offset = 38B8h) [reset = 0h]

QUEUE\_139\_STATUS\_C is shown in Figure 16-1354 and described in Table 16-1368.

## Figure 16-1354. QUEUE\_139\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1368. QUEUE\_139\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1079 QUEUE\_140\_STATUS\_A Register (offset = 38C0h) [reset = 0h]

QUEUE\_140\_STATUS\_A is shown in Figure 16-1355 and described in Table 16-1369.

## Figure 16-1355. QUEUE\_140\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1369. QUEUE\_140\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1080 QUEUE\_140\_STATUS\_B Register (offset = 38C4h) [reset = 0h]

QUEUE\_140\_STATUS\_B is shown in Figure 16-1356 and described in Table 16-1370.

## Figure 16-1356. QUEUE\_140\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1370. QUEUE\_140\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1081 QUEUE\_140\_STATUS\_C Register (offset = 38C8h) [reset = 0h]

QUEUE\_140\_STATUS\_C is shown in Figure 16-1357 and described in Table 16-1371.

## Figure 16-1357. QUEUE\_140\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1371. QUEUE\_140\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1082 QUEUE\_141\_STATUS\_A Register (offset = 38D0h) [reset = 0h]

QUEUE\_141\_STATUS\_A is shown in Figure 16-1358 and described in Table 16-1372.

## Figure 16-1358. QUEUE\_141\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1372. QUEUE\_141\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1083 QUEUE\_141\_STATUS\_B Register (offset = 38D4h) [reset = 0h]

QUEUE\_141\_STATUS\_B is shown in Figure 16-1359 and described in Table 16-1373.

## Figure 16-1359. QUEUE\_141\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1373. QUEUE\_141\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1084 QUEUE\_141\_STATUS\_C Register (offset = 38D8h) [reset = 0h]

QUEUE\_141\_STATUS\_C is shown in Figure 16-1360 and described in Table 16-1374.

## Figure 16-1360. QUEUE\_141\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1374. QUEUE\_141\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1085 QUEUE\_142\_STATUS\_A Register (offset = 38E0h) [reset = 0h]

QUEUE\_142\_STATUS\_A is shown in Figure 16-1361 and described in Table 16-1375.

## Figure 16-1361. QUEUE\_142\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1375. QUEUE\_142\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1086 QUEUE\_142\_STATUS\_B Register (offset = 38E4h) [reset = 0h]

QUEUE\_142\_STATUS\_B is shown in Figure 16-1362 and described in Table 16-1376.

## Figure 16-1362. QUEUE\_142\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1376. QUEUE\_142\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1087 QUEUE\_142\_STATUS\_C Register (offset = 38E8h) [reset = 0h]

QUEUE\_142\_STATUS\_C is shown in Figure 16-1363 and described in Table 16-1377.

## Figure 16-1363. QUEUE\_142\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1377. QUEUE\_142\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1088 QUEUE\_143\_STATUS\_A Register (offset = 38F0h) [reset = 0h]

QUEUE\_143\_STATUS\_A is shown in Figure 16-1364 and described in Table 16-1378.

## Figure 16-1364. QUEUE\_143\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1378. QUEUE\_143\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1089 QUEUE\_143\_STATUS\_B Register (offset = 38F4h) [reset = 0h]

QUEUE\_143\_STATUS\_B is shown in Figure 16-1365 and described in Table 16-1379.

## Figure 16-1365. QUEUE\_143\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1379. QUEUE\_143\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1090 QUEUE\_143\_STATUS\_C Register (offset = 38F8h) [reset = 0h]

QUEUE\_143\_STATUS\_C is shown in Figure 16-1366 and described in Table 16-1380.

## Figure 16-1366. QUEUE\_143\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1380. QUEUE\_143\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1091 QUEUE\_144\_STATUS\_A Register (offset = 3900h) [reset = 0h]

QUEUE\_144\_STATUS\_A is shown in Figure 16-1367 and described in Table 16-1381.

## Figure 16-1367. QUEUE\_144\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1381. QUEUE\_144\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1092 QUEUE\_144\_STATUS\_B Register (offset = 3904h) [reset = 0h]

QUEUE\_144\_STATUS\_B is shown in Figure 16-1368 and described in Table 16-1382.

## Figure 16-1368. QUEUE\_144\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1382. QUEUE\_144\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1093 QUEUE\_144\_STATUS\_C Register (offset = 3908h) [reset = 0h]

QUEUE\_144\_STATUS\_C is shown in Figure 16-1369 and described in Table 16-1383.

## Figure 16-1369. QUEUE\_144\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1383. QUEUE\_144\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1094 QUEUE\_145\_STATUS\_A Register (offset = 3910h) [reset = 0h]

QUEUE\_145\_STATUS\_A is shown in Figure 16-1370 and described in Table 16-1384.

## Figure 16-1370. QUEUE\_145\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1384. QUEUE\_145\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1095 QUEUE\_145\_STATUS\_B Register (offset = 3914h) [reset = 0h]

QUEUE\_145\_STATUS\_B is shown in Figure 16-1371 and described in Table 16-1385.

## Figure 16-1371. QUEUE\_145\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1385. QUEUE\_145\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1096 QUEUE\_145\_STATUS\_C Register (offset = 3918h) [reset = 0h]

QUEUE\_145\_STATUS\_C is shown in Figure 16-1372 and described in Table 16-1386.

## Figure 16-1372. QUEUE\_145\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1386. QUEUE\_145\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.1097 QUEUE\_146\_STATUS\_A Register (offset = 3920h) [reset = 0h]

QUEUE\_146\_STATUS\_A is shown in Figure 16-1373 and described in Table 16-1387.

## Figure 16-1373. QUEUE\_146\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1387. QUEUE\_146\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1098 QUEUE\_146\_STATUS\_B Register (offset = 3924h) [reset = 0h]

QUEUE\_146\_STATUS\_B is shown in Figure 16-1374 and described in Table 16-1388.

## Figure 16-1374. QUEUE\_146\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1388. QUEUE\_146\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1099 QUEUE\_146\_STATUS\_C Register (offset = 3928h) [reset = 0h]

QUEUE\_146\_STATUS\_C is shown in Figure 16-1375 and described in Table 16-1389.

## Figure 16-1375. QUEUE\_146\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1389. QUEUE\_146\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1100 QUEUE\_147\_STATUS\_A Register (offset = 3930h) [reset = 0h]

QUEUE\_147\_STATUS\_A is shown in Figure 16-1376 and described in Table 16-1390.

## Figure 16-1376. QUEUE\_147\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1390. QUEUE\_147\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1101 QUEUE\_147\_STATUS\_B Register (offset = 3934h) [reset = 0h]

QUEUE\_147\_STATUS\_B is shown in Figure 16-1377 and described in Table 16-1391.

## Figure 16-1377. QUEUE\_147\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1391. QUEUE\_147\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1102 QUEUE\_147\_STATUS\_C Register (offset = 3938h) [reset = 0h]

QUEUE\_147\_STATUS\_C is shown in Figure 16-1378 and described in Table 16-1392.

## Figure 16-1378. QUEUE\_147\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1392. QUEUE\_147\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1103 QUEUE\_148\_STATUS\_A Register (offset = 3940h) [reset = 0h]

QUEUE\_148\_STATUS\_A is shown in Figure 16-1379 and described in Table 16-1393.

## Figure 16-1379. QUEUE\_148\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1393. QUEUE\_148\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1104 QUEUE\_148\_STATUS\_B Register (offset = 3944h) [reset = 0h]

QUEUE\_148\_STATUS\_B is shown in Figure 16-1380 and described in Table 16-1394.

## Figure 16-1380. QUEUE\_148\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1394. QUEUE\_148\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1105 QUEUE\_148\_STATUS\_C Register (offset = 3948h) [reset = 0h]

QUEUE\_148\_STATUS\_C is shown in Figure 16-1381 and described in Table 16-1395.

## Figure 16-1381. QUEUE\_148\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1395. QUEUE\_148\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1106 QUEUE\_149\_STATUS\_A Register (offset = 3950h) [reset = 0h]

QUEUE\_149\_STATUS\_A is shown in Figure 16-1382 and described in Table 16-1396.

## Figure 16-1382. QUEUE\_149\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1396. QUEUE\_149\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1107 QUEUE\_149\_STATUS\_B Register (offset = 3954h) [reset = 0h]

QUEUE\_149\_STATUS\_B is shown in Figure 16-1383 and described in Table 16-1397.

## Figure 16-1383. QUEUE\_149\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1397. QUEUE\_149\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1108 QUEUE\_149\_STATUS\_C Register (offset = 3958h) [reset = 0h]

QUEUE\_149\_STATUS\_C is shown in Figure 16-1384 and described in Table 16-1398.

## Figure 16-1384. QUEUE\_149\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1398. QUEUE\_149\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1109 QUEUE\_150\_STATUS\_A Register (offset = 3960h) [reset = 0h]

QUEUE\_150\_STATUS\_A is shown in Figure 16-1385 and described in Table 16-1399.

## Figure 16-1385. QUEUE\_150\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1399. QUEUE\_150\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1110 QUEUE\_150\_STATUS\_B Register (offset = 3964h) [reset = 0h]

QUEUE\_150\_STATUS\_B is shown in Figure 16-1386 and described in Table 16-1400.

## Figure 16-1386. QUEUE\_150\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1400. QUEUE\_150\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1111 QUEUE\_150\_STATUS\_C Register (offset = 3968h) [reset = 0h]

QUEUE\_150\_STATUS\_C is shown in Figure 16-1387 and described in Table 16-1401.

## Figure 16-1387. QUEUE\_150\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1401. QUEUE\_150\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1112 QUEUE\_151\_STATUS\_A Register (offset = 3970h) [reset = 0h]

QUEUE\_151\_STATUS\_A is shown in Figure 16-1388 and described in Table 16-1402.

## Figure 16-1388. QUEUE\_151\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1402. QUEUE\_151\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1113 QUEUE\_151\_STATUS\_B Register (offset = 3974h) [reset = 0h]

QUEUE\_151\_STATUS\_B is shown in Figure 16-1389 and described in Table 16-1403.

## Figure 16-1389. QUEUE\_151\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1403. QUEUE\_151\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1114 QUEUE\_151\_STATUS\_C Register (offset = 3978h) [reset = 0h]

QUEUE\_151\_STATUS\_C is shown in Figure 16-1390 and described in Table 16-1404.

## Figure 16-1390. QUEUE\_151\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1404. QUEUE\_151\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1115 QUEUE\_152\_STATUS\_A Register (offset = 3980h) [reset = 0h]

QUEUE\_152\_STATUS\_A is shown in Figure 16-1391 and described in Table 16-1405.

## Figure 16-1391. QUEUE\_152\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1405. QUEUE\_152\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1116 QUEUE\_152\_STATUS\_B Register (offset = 3984h) [reset = 0h]

QUEUE\_152\_STATUS\_B is shown in Figure 16-1392 and described in Table 16-1406.

## Figure 16-1392. QUEUE\_152\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1406. QUEUE\_152\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1117 QUEUE\_152\_STATUS\_C Register (offset = 3988h) [reset = 0h]

QUEUE\_152\_STATUS\_C is shown in Figure 16-1393 and described in Table 16-1407.

## Figure 16-1393. QUEUE\_152\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1407. QUEUE\_152\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1118 QUEUE\_153\_STATUS\_A Register (offset = 3990h) [reset = 0h]

QUEUE\_153\_STATUS\_A is shown in Figure 16-1394 and described in Table 16-1408.

## Figure 16-1394. QUEUE\_153\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1408. QUEUE\_153\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1119 QUEUE\_153\_STATUS\_B Register (offset = 3994h) [reset = 0h]

QUEUE\_153\_STATUS\_B is shown in Figure 16-1395 and described in Table 16-1409.

## Figure 16-1395. QUEUE\_153\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1409. QUEUE\_153\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1120 QUEUE\_153\_STATUS\_C Register (offset = 3998h) [reset = 0h]

QUEUE\_153\_STATUS\_C is shown in Figure 16-1396 and described in Table 16-1410.

## Figure 16-1396. QUEUE\_153\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1410. QUEUE\_153\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

## 16.4.7.1121 QUEUE\_154\_STATUS\_A Register (offset = 39A0h) [reset = 0h]

QUEUE\_154\_STATUS\_A is shown in Figure 16-1397 and described in Table 16-1411.

## Figure 16-1397. QUEUE\_154\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1411. QUEUE\_154\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

<!-- image -->

www.ti.com

## 16.4.7.1122 QUEUE\_154\_STATUS\_B Register (offset = 39A4h) [reset = 0h]

QUEUE\_154\_STATUS\_B is shown in Figure 16-1398 and described in Table 16-1412.

## Figure 16-1398. QUEUE\_154\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1412. QUEUE\_154\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1123 QUEUE\_154\_STATUS\_C Register (offset = 39A8h) [reset = 0h]

QUEUE\_154\_STATUS\_C is shown in Figure 16-1399 and described in Table 16-1413.

## Figure 16-1399. QUEUE\_154\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1413. QUEUE\_154\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

<!-- image -->

www.ti.com

## 16.4.7.1124 QUEUE\_155\_STATUS\_A Register (offset = 39B0h) [reset = 0h]

QUEUE\_155\_STATUS\_A is shown in Figure 16-1400 and described in Table 16-1414.

## Figure 16-1400. QUEUE\_155\_STATUS\_A Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_ENTRY\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1414. QUEUE\_155\_STATUS\_A Register Field Descriptions

| Bit   | Field             | Type   |   Reset | Description                                                                                                       |
|-------|-------------------|--------|---------|-------------------------------------------------------------------------------------------------------------------|
| 13-0  | QUEUE_ENTRY_COUNT | R-0    |       0 | This field indicates how many packets are currently queued on the queue. Queue Manager Queue N Status Registers A |

Universal Serial Bus (USB)

<!-- image -->

## 16.4.7.1125 QUEUE\_155\_STATUS\_B Register (offset = 39B4h) [reset = 0h]

QUEUE\_155\_STATUS\_B is shown in Figure 16-1401 and described in Table 16-1415.

## Figure 16-1401. QUEUE\_155\_STATUS\_B Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

QUEUE\_BYTE\_COUNT

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1415. QUEUE\_155\_STATUS\_B Register Field Descriptions

| Bit   | Field            | Type   |   Reset | Description                                                                                                                                                        |
|-------|------------------|--------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-0  | QUEUE_BYTE_COUNT | R-0    |       0 | This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Queue_Manager_Queue_n_Status_B Registers B |

<!-- image -->

www.ti.com

## 16.4.7.1126 QUEUE\_155\_STATUS\_C Register (offset = 39B8h) [reset = 0h]

QUEUE\_155\_STATUS\_C is shown in Figure 16-1402 and described in Table 16-1416.

## Figure 16-1402. QUEUE\_155\_STATUS\_C Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

PACKET\_SIZE

R-0

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

## Table 16-1416. QUEUE\_155\_STATUS\_C Register Field Descriptions

| Bit   | Field       | Type   |   Reset | Description                                                                                                 |
|-------|-------------|--------|---------|-------------------------------------------------------------------------------------------------------------|
| 13-0  | PACKET_SIZE | R-0    |       0 | This field indicates packet size of the head element of a queue. Queue_Manager_Queue_N_Status_C Registers C |

Universal Serial Bus (USB)