{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699409727082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699409727085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 03:14:50 2023 " "Processing started: Wed Nov 08 03:14:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699409727085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699409727085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LimeSDR-Mini_lms7_lelec210x -c LimeSDR-Mini_lms7_lelec210x " "Command: quartus_sta LimeSDR-Mini_lms7_lelec210x -c LimeSDR-Mini_lms7_lelec210x" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699409727085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699409727244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699409729145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409729173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409729173 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hn1 " "Entity dcfifo_3hn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6en1 " "Entity dcfifo_6en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pcn1 " "Entity dcfifo_pcn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r9n1 " "Entity dcfifo_r9n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll_altpll " "Entity pll_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699409729901 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1699409729901 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_dsp/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_dsp/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730012 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730053 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730057 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730071 ""}
{ "Info" "ISTA_SDC_FOUND" "LMS7002_timing.sdc " "Reading SDC File: 'LMS7002_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LMS7002_timing.sdc 64 *pll_top*\|pll1\|clk\[1\] pin " "Ignored filter at LMS7002_timing.sdc(64): *pll_top*\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730156 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock LMS7002_timing.sdc 60 Argument <targets> is an empty collection " "Ignored create_generated_clock at LMS7002_timing.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock     -name   TX_C1 \\\n                                -master     \[get_clocks LMS_MCLK2\] \\\n                                -source     \[get_pins -compatibility_mode *pll_top*\|pll1\|inclk\[0\]\] \\\n                                -phase 90 \\\n                                            \[get_pins -compatibility_mode *pll_top*\|pll1\|clk\[1\]\] " "create_generated_clock     -name   TX_C1 \\\n                                -master     \[get_clocks LMS_MCLK2\] \\\n                                -source     \[get_pins -compatibility_mode *pll_top*\|pll1\|inclk\[0\]\] \\\n                                -phase 90 \\\n                                            \[get_pins -compatibility_mode *pll_top*\|pll1\|clk\[1\]\]" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699409730156 ""}  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 60 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LMS7002_timing.sdc 223 TX_C1 clock " "Ignored filter at LMS7002_timing.sdc(223): TX_C1 could not be matched with a clock" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 223 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(223): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -setup     -rise_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -setup     -rise_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699409730204 ""}  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 225 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(225): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -setup     -fall_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -setup     -fall_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699409730204 ""}  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 227 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(227): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -hold     -rise_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -hold     -rise_from     \[get_clocks TX_C1\] -fall_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699409730204 ""}  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path LMS7002_timing.sdc 229 Argument <from> is an empty collection " "Ignored set_false_path at LMS7002_timing.sdc(229): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -hold     -fall_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\] " "set_false_path -hold     -fall_from     \[get_clocks TX_C1\] -rise_to \\\n                                                \[get_clocks LMS_FCLK1\]" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699409730204 ""}  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/LMS7002_timing.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730204 ""}
{ "Info" "ISTA_SDC_FOUND" "FT601_timing.sdc " "Reading SDC File: 'FT601_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730208 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1699409730216 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699409730247 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock_groups.sdc " "Reading SDC File: 'Clock_groups.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699409730269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Clock_groups.sdc 16 TX_C1 clock " "Ignored filter at Clock_groups.sdc(16): TX_C1 could not be matched with a clock" {  } { { "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/Clock_groups.sdc" "" { Text "D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/Clock_groups.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699409730270 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699409730422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699409730422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409730538 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409730551 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409730551 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409730551 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409730551 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409730551 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1699409730551 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699409730554 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699409730586 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699409730706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699409730770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.754 " "Worst-case setup slack is -0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -4.874 RX_C3  " "   -0.754              -4.874 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 FT_CLK  " "    0.523               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.032               0.000 LMK_CLK  " "    6.032               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.122               0.000 ONCHIP_FLASH_CLK  " "   12.122               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.369               0.000 FPGA_SPI_SCLK_FPGA  " "   18.369               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.064               0.000 DUAL_BOOT_CLK  " "   19.064               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.894               0.000 FPGA_SPI_SCLK_out  " "   31.894               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.162               0.000 altera_reserved_tck  " "   45.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409730773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 LMK_CLK  " "    0.127               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 RX_C3  " "    0.184               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 FT_CLK  " "    0.291               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 FPGA_SPI_SCLK_FPGA  " "    0.362               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 altera_reserved_tck  " "    0.363               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 DUAL_BOOT_CLK  " "    1.666               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735               0.000 ONCHIP_FLASH_CLK  " "    4.735               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.199               0.000 FPGA_SPI_SCLK_out  " "   34.199               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409730849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.676 " "Worst-case recovery slack is 0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 RX_C3  " "    0.676               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.791               0.000 LMK_CLK  " "    6.791               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.958               0.000 FT_CLK  " "    6.958               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.184               0.000 FPGA_SPI_SCLK_FPGA  " "   21.184               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.241               0.000 altera_reserved_tck  " "   96.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409730886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.552 " "Worst-case removal slack is 0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 LMK_CLK  " "    0.552               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 RX_C3  " "    0.984               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 FT_CLK  " "    0.987               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.102               0.000 FPGA_SPI_SCLK_FPGA  " "    1.102               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 altera_reserved_tck  " "    1.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409730920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 LMS_MCLK2  " "    3.099               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 RX_C3  " "    3.099               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK1  " "    3.556               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK2  " "    3.556               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 RX_C2  " "    3.556               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 TX_C0  " "    3.556               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.555               0.000 FT_CLK  " "    4.555               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.390               0.000 LMK_CLK  " "   10.390               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.886               0.000 ONCHIP_FLASH_CLK  " "   47.886               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696               0.000 FPGA_SPI_SCLK_FPGA  " "   49.696               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.729               0.000 altera_reserved_tck  " "   49.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.756               0.000 FPGA_SPI_SCLK  " "   49.756               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.556               0.000 FPGA_SPI_SCLK_out  " "   95.556               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409730935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409730935 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 293 synchronizer chains. " "Report Metastability: Found 293 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 181 years or 5.71e+09 seconds. " "Worst-Case MTBF of Design is 181 years or 5.71e+09 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 293 " "Number of Synchronizer Chains Found: 293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.693 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.693" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.944 ns " "Worst Case Available Settling Time: 4.944 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409731007 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409731007 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699409731015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699409731069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699409736225 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699409736937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699409736937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409736938 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409736951 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409736951 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409736951 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409736951 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409736951 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1699409736952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699409737139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.184 " "Worst-case setup slack is -0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.357 RX_C3  " "   -0.184              -0.357 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 FT_CLK  " "    1.052               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.457               0.000 LMK_CLK  " "    6.457               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.755               0.000 ONCHIP_FLASH_CLK  " "   12.755               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.700               0.000 FPGA_SPI_SCLK_FPGA  " "   18.700               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.235               0.000 DUAL_BOOT_CLK  " "   19.235               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.133               0.000 FPGA_SPI_SCLK_out  " "   32.133               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.456               0.000 altera_reserved_tck  " "   45.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409737144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 LMK_CLK  " "    0.031               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 RX_C3  " "    0.166               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 FT_CLK  " "    0.262               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 FPGA_SPI_SCLK_FPGA  " "    0.325               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 DUAL_BOOT_CLK  " "    1.319               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.177               0.000 ONCHIP_FLASH_CLK  " "    4.177               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.035               0.000 FPGA_SPI_SCLK_out  " "   34.035               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409737231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.727 " "Worst-case recovery slack is 0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 RX_C3  " "    0.727               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.099               0.000 FT_CLK  " "    7.099               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.111               0.000 LMK_CLK  " "    7.111               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.477               0.000 FPGA_SPI_SCLK_FPGA  " "   21.477               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.421               0.000 altera_reserved_tck  " "   96.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409737272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.448 " "Worst-case removal slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 LMK_CLK  " "    0.448               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 FPGA_SPI_SCLK_FPGA  " "    0.871               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 RX_C3  " "    0.902               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 FT_CLK  " "    0.903               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.081               0.000 altera_reserved_tck  " "    1.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409737317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.909               0.000 LMS_MCLK2  " "    2.909               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 RX_C3  " "    3.099               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK1  " "    3.556               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK2  " "    3.556               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 RX_C2  " "    3.556               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 TX_C0  " "    3.556               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.577               0.000 FT_CLK  " "    4.577               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.407               0.000 LMK_CLK  " "   10.407               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.894               0.000 ONCHIP_FLASH_CLK  " "   47.894               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 FPGA_SPI_SCLK_FPGA  " "   49.566               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 FPGA_SPI_SCLK  " "   49.578               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.728               0.000 altera_reserved_tck  " "   49.728               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.556               0.000 FPGA_SPI_SCLK_out  " "   95.556               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409737340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409737340 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 293 synchronizer chains. " "Report Metastability: Found 293 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 764 years or 2.41e+10 seconds. " "Worst-Case MTBF of Design is 764 years or 2.41e+10 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 293 " "Number of Synchronizer Chains Found: 293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.693 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.693" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.025 ns " "Worst Case Available Settling Time: 5.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409737446 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409737446 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699409737460 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699409738021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699409738021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409738022 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst0_nios_cpu\|lms_ctr_inst0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409738036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409738036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409738036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst1_pll_top\|rxtx_pll_inst0\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1699409738036 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409738036 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1699409738036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.150 " "Worst-case setup slack is 1.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 RX_C3  " "    1.150               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.147               0.000 FT_CLK  " "    2.147               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.902               0.000 LMK_CLK  " "    8.902               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.032               0.000 ONCHIP_FLASH_CLK  " "   20.032               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.062               0.000 FPGA_SPI_SCLK_FPGA  " "   22.062               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.115               0.000 DUAL_BOOT_CLK  " "   22.115               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.554               0.000 FPGA_SPI_SCLK_out  " "   33.554               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.201               0.000 altera_reserved_tck  " "   48.201               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409738108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699409738185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.081 " "Worst-case hold slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.081 LMK_CLK  " "   -0.081              -0.081 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 RX_C3  " "    0.051               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 FT_CLK  " "    0.104               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 FPGA_SPI_SCLK_FPGA  " "    0.151               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 DUAL_BOOT_CLK  " "    0.419               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 ONCHIP_FLASH_CLK  " "    0.756               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.683               0.000 FPGA_SPI_SCLK_out  " "   34.683               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409738188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.784 " "Worst-case recovery slack is 2.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.784               0.000 RX_C3  " "    2.784               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.657               0.000 FT_CLK  " "    8.657               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.139               0.000 LMK_CLK  " "   10.139               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.038               0.000 FPGA_SPI_SCLK_FPGA  " "   23.038               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.303               0.000 altera_reserved_tck  " "   98.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409738226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.273 " "Worst-case removal slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 LMK_CLK  " "    0.273               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 FPGA_SPI_SCLK_FPGA  " "    0.304               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 RX_C3  " "    0.408               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 FT_CLK  " "    0.411               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 altera_reserved_tck  " "    0.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409738262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.006               0.000 LMS_MCLK2  " "    3.006               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.551               0.000 RX_C3  " "    3.551               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.592               0.000 TX_C0  " "    3.592               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.674               0.000 RX_C2  " "    3.674               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_FCLK1  " "    4.000               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_FCLK2  " "    4.000               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.261               0.000 FT_CLK  " "    4.261               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.236               0.000 LMK_CLK  " "   10.236               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.965               0.000 ONCHIP_FLASH_CLK  " "   47.965               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.662               0.000 FPGA_SPI_SCLK_FPGA  " "   49.662               0.000 FPGA_SPI_SCLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703               0.000 altera_reserved_tck  " "   49.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.822               0.000 FPGA_SPI_SCLK  " "   49.822               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 FPGA_SPI_SCLK_out  " "   96.000               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699409738282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699409738282 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 293 synchronizer chains. " "Report Metastability: Found 293 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 5.06e+08 years or 1.59e+16 seconds. " "Worst-Case MTBF of Design is 5.06e+08 years or 1.59e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 293 " "Number of Synchronizer Chains Found: 293" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.693 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.693" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.648 ns " "Worst Case Available Settling Time: 6.648 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699409738371 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699409738371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699409739453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699409739455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699409739671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 03:15:39 2023 " "Processing ended: Wed Nov 08 03:15:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699409739671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699409739671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699409739671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699409739671 ""}
