<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMSWINC_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMSWINC_EL0, Performance Monitors Software Increment register</h1><p>The PMSWINC_EL0 characteristics are:</p><h2>Purpose</h2>
          <p>Increments a counter that is configured to count the Software increment event, event <span class="hexnumber">0x00</span>. For more information, see  <span class="xref">'SW_INCR' in the ARMv8 ARM, section D5</span>.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>EPMAD</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>Error</td><td>WI</td><td>WO</td></tr></table><h2>Configuration</h2><p>External register PMSWINC_EL0
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a>.
          </p><p>External register PMSWINC_EL0
                is architecturally mapped to
              AArch32 System register <a href="AArch32-pmswinc.html">PMSWINC</a>.
          </p><p>PMSWINC_EL0 is in the Core power domain.
      </p><p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p>
          <p>If this register is implemented, use of it is deprecated.</p>
        
          <p>If 1 is written to bit [n] from the external debug interface, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether or not a SW_INCR event is created for counter n. This is consistent with not implementing the register in the external debug interface.</p>
        <h2>Attributes</h2>
          <p>PMSWINC_EL0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMSWINC_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr" colspan="31"><a href="#P">P&lt;n&gt;, bit [n]
      </a></td></tr></tbody></table><h4 id="0">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="P">P&lt;n&gt;, bit [n], for n = 0 to 30</h4>
              <p>Event counter software increment bit for <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>.</p>
            
              <p>P&lt;n&gt; is WI if n &gt;= <a href="ext-pmcr_el0.html">PMCR_EL0</a>.N, the number of implemented counters.</p>
            
              <p>Otherwise, the effects of writing to this bit are:</p>
            <table class="valuetable"><tr><th>P&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action. The write to this bit is ignored.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>It is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether a SW_INCR event is generated for event counter n.</p>
                </td></tr></table><h2>Accessing the PMSWINC_EL0</h2><p>PMSWINC_EL0 can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>PMU</td><td>
          <span class="hexnumber">0xCA0</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
