{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442828025598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442828025599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 11:33:45 2015 " "Processing started: Mon Sep 21 11:33:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442828025599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442828025599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442828025599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1442828025767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file res_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 res_bus-test " "Found design unit 1: res_bus-test" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035594 ""} { "Info" "ISGN_ENTITY_NAME" "1 res_bus " "Found entity 1: res_bus" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_t-tb_tristate " "Found design unit 1: test_t-tb_tristate" {  } { { "tristate_tb.vhd" "" { Text "/home/cliu/workspace/lab2/tristate_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035595 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_t " "Found entity 1: test_t" {  } { { "tristate_tb.vhd" "" { Text "/home/cliu/workspace/lab2/tristate_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behaviour " "Found design unit 1: tristate-behaviour" {  } { { "tristate.vhd" "" { Text "/home/cliu/workspace/lab2/tristate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035596 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "/home/cliu/workspace/lab2/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testDstd_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testDstd_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_d-testDstd_logic " "Found design unit 1: test_d-testDstd_logic" {  } { { "testDstd_logic.vhd" "" { Text "/home/cliu/workspace/lab2/testDstd_logic.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035597 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_d " "Found entity 1: test_d" {  } { { "testDstd_logic.vhd" "" { Text "/home/cliu/workspace/lab2/testDstd_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRLatch_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_SRLatch_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sr-test_SRLatch_1 " "Found design unit 1: test_sr-test_SRLatch_1" {  } { { "tb_SRLatch_1.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035597 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sr " "Found entity 1: test_sr" {  } { { "tb_SRLatch_1.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_SRLatch_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_SRLatch_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sr2-test_SRLatch_2 " "Found design unit 1: test_sr2-test_SRLatch_2" {  } { { "tb_SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_2.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035598 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sr2 " "Found entity 1: test_sr2" {  } { { "tb_SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/tb_SRLatch_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRLatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch-dataflow " "Found design unit 1: SRLatch-dataflow" {  } { { "SRLatch.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035598 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "SRLatch.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_DReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_DReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_dreg-tb_DReg " "Found design unit 1: test_dreg-tb_DReg" {  } { { "tb_DReg.vhd" "" { Text "/home/cliu/workspace/lab2/tb_DReg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_dreg " "Found entity 1: test_dreg" {  } { { "tb_DReg.vhd" "" { Text "/home/cliu/workspace/lab2/tb_DReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRLatch_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRLatch_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRLatch_2-dataflow " "Found design unit 1: SRLatch_2-dataflow" {  } { { "SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRLatch_2 " "Found entity 1: SRLatch_2" {  } { { "SRLatch_2.vhd" "" { Text "/home/cliu/workspace/lab2/SRLatch_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLatch_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DLatch_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLatch_new-behavioural " "Found design unit 1: DLatch_new-behavioural" {  } { { "DLatch_new.vhd" "" { Text "/home/cliu/workspace/lab2/DLatch_new.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLatch_new " "Found entity 1: DLatch_new" {  } { { "DLatch_new.vhd" "" { Text "/home/cliu/workspace/lab2/DLatch_new.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DReg-behavioral " "Found design unit 1: DReg-behavioral" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035600 ""} { "Info" "ISGN_ENTITY_NAME" "1 DReg " "Found entity 1: DReg" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DFlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DFlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-behavioural " "Found design unit 1: Dflipflop-behavioural" {  } { { "DFlipFlop.vhd" "" { Text "/home/cliu/workspace/lab2/DFlipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Found entity 1: Dflipflop" {  } { { "DFlipFlop.vhd" "" { Text "/home/cliu/workspace/lab2/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Dbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Dbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_db-tb_Dbit " "Found design unit 1: test_db-tb_Dbit" {  } { { "tb_Dbit.vhd" "" { Text "/home/cliu/workspace/lab2/tb_Dbit.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035601 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_db " "Found entity 1: test_db" {  } { { "tb_Dbit.vhd" "" { Text "/home/cliu/workspace/lab2/tb_Dbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resolution_func.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resolution_func.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resolution_func-example " "Found design unit 1: resolution_func-example" {  } { { "resolution_func.vhd" "" { Text "/home/cliu/workspace/lab2/resolution_func.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035601 ""} { "Info" "ISGN_ENTITY_NAME" "1 resolution_func " "Found entity 1: resolution_func" {  } { { "resolution_func.vhd" "" { Text "/home/cliu/workspace/lab2/resolution_func.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file opc_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opc_pkg " "Found design unit 1: opc_pkg" {  } { { "opc_pkg.vhd" "" { Text "/home/cliu/workspace/lab2/opc_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opc_pkg-body " "Found design unit 2: opc_pkg-body" {  } { { "opc_pkg.vhd" "" { Text "/home/cliu/workspace/lab2/opc_pkg.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_opc5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_opc5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_opc5-test " "Found design unit 1: tb_opc5-test" {  } { { "tb_opc5.vhd" "" { Text "/home/cliu/workspace/lab2/tb_opc5.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035602 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_opc5 " "Found entity 1: tb_opc5" {  } { { "tb_opc5.vhd" "" { Text "/home/cliu/workspace/lab2/tb_opc5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_bus-test " "Found design unit 1: tb_bus-test" {  } { { "tb_bus.vhd" "" { Text "/home/cliu/workspace/lab2/tb_bus.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035603 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_bus " "Found entity 1: tb_bus" {  } { { "tb_bus.vhd" "" { Text "/home/cliu/workspace/lab2/tb_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442828035603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442828035603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "res_bus " "Elaborating entity \"res_bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442828035658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DReg DReg:R1 " "Elaborating entity \"DReg\" for hierarchy \"DReg:R1\"" {  } { { "res_bus.vhd" "R1" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442828035668 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1442828036241 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1442828036241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\]\[2\] GND " "Pin \"LEDR\[0\]\[2\]\" is stuck at GND" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442828036248 "|res_bus|LEDR[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\]\[2\] GND " "Pin \"LEDR\[1\]\[2\]\" is stuck at GND" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442828036248 "|res_bus|LEDR[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\]\[2\] GND " "Pin \"LEDR\[2\]\[2\]\" is stuck at GND" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442828036248 "|res_bus|LEDR[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\]\[2\] GND " "Pin \"LEDR\[3\]\[2\]\" is stuck at GND" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442828036248 "|res_bus|LEDR[3][2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442828036248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1442828036356 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R1\|Q\[0\]\[0\] High " "Register DReg:R1\|Q\[0\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R2\|Q\[0\]\[0\] High " "Register DReg:R2\|Q\[0\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R1\|Q\[1\]\[0\] High " "Register DReg:R1\|Q\[1\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R2\|Q\[1\]\[0\] High " "Register DReg:R2\|Q\[1\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R1\|Q\[2\]\[0\] High " "Register DReg:R1\|Q\[2\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R2\|Q\[2\]\[0\] High " "Register DReg:R2\|Q\[2\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R1\|Q\[3\]\[0\] High " "Register DReg:R1\|Q\[3\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DReg:R2\|Q\[3\]\[0\] High " "Register DReg:R2\|Q\[3\]\[0\] will power up to High" {  } { { "DReg.vhd" "" { Text "/home/cliu/workspace/lab2/DReg.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1442828036562 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1442828036562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442828036988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442828036988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWA\[0\]\[2\] " "No output dependent on input pin \"SWA\[0\]\[2\]\"" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442828037023 "|res_bus|SWA[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWA\[1\]\[2\] " "No output dependent on input pin \"SWA\[1\]\[2\]\"" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442828037023 "|res_bus|SWA[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWA\[2\]\[2\] " "No output dependent on input pin \"SWA\[2\]\[2\]\"" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442828037023 "|res_bus|SWA[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWA\[3\]\[2\] " "No output dependent on input pin \"SWA\[3\]\[2\]\"" {  } { { "res_bus.vhd" "" { Text "/home/cliu/workspace/lab2/res_bus.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442828037023 "|res_bus|SWA[3][2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1442828037023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442828037023 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442828037023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442828037023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442828037023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442828037030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 11:33:57 2015 " "Processing ended: Mon Sep 21 11:33:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442828037030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442828037030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442828037030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442828037030 ""}
