Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/coregen.cgp.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'coregen' of
   'xilinx.com:project:coregen:1.0' from
   '/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/coregen.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'addfp'...
WARNING:sim - A core named 'addfp' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'addfp'...
Delivering associated files for 'addfp'...
Generating implementation netlist for 'addfp'...
INFO:sim - Pre-processing HDL files for 'addfp'...
Running synthesis for 'addfp'
Running ngcbuild...
Writing VHO instantiation template for 'addfp'...
Writing VHDL behavioral simulation model for 'addfp'...
Multiple simulation libraries found for 'addfp'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: addfp.xco
XMDF file found: addfp_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.ngc" for project
device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.ngc" device
information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/addfp.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/addfp"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'divfp'...
WARNING:sim - A core named 'divfp' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'divfp'...
Delivering associated files for 'divfp'...
Generating implementation netlist for 'divfp'...
INFO:sim - Pre-processing HDL files for 'divfp'...
Running synthesis for 'divfp'
Running ngcbuild...
Writing VHO instantiation template for 'divfp'...
Writing VHDL behavioral simulation model for 'divfp'...
Multiple simulation libraries found for 'divfp'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: divfp.xco
XMDF file found: divfp_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.ngc" for project
device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.ngc" device
information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/divfp.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/divfp"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dualmem'...
WARNING:sim - A core named 'dualmem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'dualmem'...
Delivering associated files for 'dualmem'...
Delivering EJava files for 'dualmem'...
Generating implementation netlist for 'dualmem'...
INFO:sim - Pre-processing HDL files for 'dualmem'...
Running synthesis for 'dualmem'
Running ngcbuild...
Writing VHO instantiation template for 'dualmem'...
Writing VHDL behavioral simulation model for 'dualmem'...
WARNING:sim - Overwriting existing file
   /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem/doc/blk_mem_g
   en_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'dualmem'...
Generating ISE project...
XCO file found: dualmem.xco
XMDF file found: dualmem_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dualmem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fixed2float'...
WARNING:sim - A core named 'fixed2float' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fixed2float'...
Delivering associated files for 'fixed2float'...
Generating implementation netlist for 'fixed2float'...
INFO:sim - Pre-processing HDL files for 'fixed2float'...
Running synthesis for 'fixed2float'
Running ngcbuild...
Writing VHO instantiation template for 'fixed2float'...
Writing VHDL behavioral simulation model for 'fixed2float'...
Multiple simulation libraries found for 'fixed2float'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: fixed2float.xco
XMDF file found: fixed2float_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.asy
-view all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.ngc
-view all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fixed2float.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fixed2float"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'float2fixed'...
WARNING:sim - A core named 'float2fixed' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'float2fixed'...
Delivering associated files for 'float2fixed'...
Generating implementation netlist for 'float2fixed'...
INFO:sim - Pre-processing HDL files for 'float2fixed'...
Running synthesis for 'float2fixed'
Running ngcbuild...
Writing VHO instantiation template for 'float2fixed'...
Writing VHDL behavioral simulation model for 'float2fixed'...
Multiple simulation libraries found for 'float2fixed'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: float2fixed.xco
XMDF file found: float2fixed_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.asy
-view all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.ngc
-view all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/float2fixed.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/float2fixed"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fp16_fp32'...
WARNING:sim - A core named 'fp16_fp32' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fp16_fp32'...
Delivering associated files for 'fp16_fp32'...
Generating implementation netlist for 'fp16_fp32'...
INFO:sim - Pre-processing HDL files for 'fp16_fp32'...
Running synthesis for 'fp16_fp32'
Running ngcbuild...
Writing VHO instantiation template for 'fp16_fp32'...
Writing VHDL behavioral simulation model for 'fp16_fp32'...
Multiple simulation libraries found for 'fp16_fp32'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: fp16_fp32.xco
XMDF file found: fp16_fp32_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.asy
-view all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.ngc
-view all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp16_fp32.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fp16_fp32"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fp32_fp16'...
WARNING:sim - A core named 'fp32_fp16' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fp32_fp16'...
Delivering associated files for 'fp32_fp16'...
Generating implementation netlist for 'fp32_fp16'...
INFO:sim - Pre-processing HDL files for 'fp32_fp16'...
Running synthesis for 'fp32_fp16'
Running ngcbuild...
Writing VHO instantiation template for 'fp32_fp16'...
Writing VHDL behavioral simulation model for 'fp32_fp16'...
Multiple simulation libraries found for 'fp32_fp16'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: fp32_fp16.xco
XMDF file found: fp32_fp16_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.asy
-view all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.ngc
-view all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/fp32_fp16.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fp32_fp16"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'i2c_mem'...
WARNING:sim - A core named 'i2c_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'i2c_mem'...
Delivering associated files for 'i2c_mem'...
Delivering EJava files for 'i2c_mem'...
Generating implementation netlist for 'i2c_mem'...
INFO:sim - Pre-processing HDL files for 'i2c_mem'...
Running synthesis for 'i2c_mem'
Running ngcbuild...
Writing VHO instantiation template for 'i2c_mem'...
Writing VHDL behavioral simulation model for 'i2c_mem'...
WARNING:sim - Overwriting existing file
   /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem/doc/blk_mem_g
   en_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'i2c_mem'...
Generating ISE project...
XCO file found: i2c_mem.xco
XMDF file found: i2c_mem_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/i2c_mem.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/i2c_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'mulfp'...
WARNING:sim - A core named 'mulfp' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'mulfp'...
Delivering associated files for 'mulfp'...
Generating implementation netlist for 'mulfp'...
INFO:sim - Pre-processing HDL files for 'mulfp'...
Running synthesis for 'mulfp'
Running ngcbuild...
Writing VHO instantiation template for 'mulfp'...
Writing VHDL behavioral simulation model for 'mulfp'...
Multiple simulation libraries found for 'mulfp'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mulfp.xco
XMDF file found: mulfp_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.ngc" for project
device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.ngc" device
information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/mulfp.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mulfp"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'sqrtfp2'...
WARNING:sim - A core named 'sqrtfp2' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'sqrtfp2'...
Delivering associated files for 'sqrtfp2'...
Generating implementation netlist for 'sqrtfp2'...
INFO:sim - Pre-processing HDL files for 'sqrtfp2'...
Running synthesis for 'sqrtfp2'
Running ngcbuild...
Writing VHO instantiation template for 'sqrtfp2'...
Writing VHDL behavioral simulation model for 'sqrtfp2'...
Multiple simulation libraries found for 'sqrtfp2'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: sqrtfp2.xco
XMDF file found: sqrtfp2_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/sqrtfp2.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sqrtfp2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'subfp'...
WARNING:sim - A core named 'subfp' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'subfp'...
Delivering associated files for 'subfp'...
Generating implementation netlist for 'subfp'...
INFO:sim - Pre-processing HDL files for 'subfp'...
Running synthesis for 'subfp'
Running ngcbuild...
Writing VHO instantiation template for 'subfp'...
Writing VHDL behavioral simulation model for 'subfp'...
Multiple simulation libraries found for 'subfp'...
Delivered 3 files into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: subfp.xco
XMDF file found: subfp_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.asy -view
all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.ngc -view
all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.ngc" for project
device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.ngc" device
information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/subfp.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/subfp"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'tb_data_calculateTo'...
WARNING:sim - A core named 'tb_data_calculateTo' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'tb_data_calculateTo'...
Delivering associated files for 'tb_data_calculateTo'...
Delivering EJava files for 'tb_data_calculateTo'...
Generating implementation netlist for 'tb_data_calculateTo'...
INFO:sim - Pre-processing HDL files for 'tb_data_calculateTo'...
Running synthesis for 'tb_data_calculateTo'
Running ngcbuild...
Writing VHO instantiation template for 'tb_data_calculateTo'...
Writing VHDL behavioral simulation model for 'tb_data_calculateTo'...
WARNING:sim - Overwriting existing file
   /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo/d
   oc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'tb_data_calculateTo'...
Generating ISE project...
XCO file found: tb_data_calculateTo.xco
XMDF file found: tb_data_calculateTo_xmdf.tcl
Adding
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.asy
-view all -origin_type imported
Adding
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.ngc
-view all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.ngc
" for project device match ...
File
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.ngc
" device information matches project device.
Adding
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.
   vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_data_calculateTo.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/tb_data_calculateTo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'tb_i2c_mem'...
WARNING:sim - A core named 'tb_i2c_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'tb_i2c_mem'...
Delivering associated files for 'tb_i2c_mem'...
Delivering EJava files for 'tb_i2c_mem'...
Generating implementation netlist for 'tb_i2c_mem'...
INFO:sim - Pre-processing HDL files for 'tb_i2c_mem'...
Running synthesis for 'tb_i2c_mem'
Running ngcbuild...
Writing VHO instantiation template for 'tb_i2c_mem'...
Writing VHDL behavioral simulation model for 'tb_i2c_mem'...
WARNING:sim - Overwriting existing file
   /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem/doc/blk_me
   m_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'tb_i2c_mem'...
Generating ISE project...
XCO file found: tb_i2c_mem.xco
XMDF file found: tb_i2c_mem_xmdf.tcl
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.asy
-view all -origin_type imported
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.ngc
-view all -origin_type created
Checking file
"/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.ngc" for
project device match ...
File "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.ngc"
device information matches project device.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/ise_projects/mlx90640_fpga/ipcore_dir/tmp/_cg/tb_i2c_mem.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/tb_i2c_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Closed project file.
