{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634039604384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634039604389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:53:23 2021 " "Processing started: Tue Oct 12 19:53:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634039604389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_test -c pwm_test " "Command: quartus_sta pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604389 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1634039604483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604745 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_test.sdc " "Synopsys Design Constraints File file not found: 'pwm_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604856 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634039604857 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604857 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|combout " "Node \"p1\|period_sum\[31\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|datad " "Node \"p1\|Add0~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~63\|combout " "Node \"p1\|Add0~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[31\]~62\|datac " "Node \"p1\|period_sum\[31\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|combout " "Node \"p1\|period_sum\[30\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|dataa " "Node \"p1\|Add0~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~61\|combout " "Node \"p1\|Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[30\]~31\|datad " "Node \"p1\|period_sum\[30\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|combout " "Node \"p1\|period_sum\[29\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|dataa " "Node \"p1\|Add0~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~59\|combout " "Node \"p1\|Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[29\]~32\|datac " "Node \"p1\|period_sum\[29\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|combout " "Node \"p1\|period_sum\[28\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|dataa " "Node \"p1\|Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~57\|combout " "Node \"p1\|Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[28\]~33\|datad " "Node \"p1\|period_sum\[28\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|combout " "Node \"p1\|period_sum\[27\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|dataa " "Node \"p1\|Add0~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~55\|combout " "Node \"p1\|Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[27\]~34\|datac " "Node \"p1\|period_sum\[27\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|combout " "Node \"p1\|period_sum\[26\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|datab " "Node \"p1\|Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~53\|combout " "Node \"p1\|Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[26\]~35\|datad " "Node \"p1\|period_sum\[26\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|combout " "Node \"p1\|period_sum\[25\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|dataa " "Node \"p1\|Add0~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~51\|combout " "Node \"p1\|Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[25\]~36\|datad " "Node \"p1\|period_sum\[25\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|combout " "Node \"p1\|period_sum\[24\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|datab " "Node \"p1\|Add0~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~49\|combout " "Node \"p1\|Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[24\]~37\|datad " "Node \"p1\|period_sum\[24\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|combout " "Node \"p1\|period_sum\[23\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|dataa " "Node \"p1\|Add0~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~47\|combout " "Node \"p1\|Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[23\]~38\|datac " "Node \"p1\|period_sum\[23\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604858 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604858 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|combout " "Node \"p1\|period_sum\[22\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|dataa " "Node \"p1\|Add0~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~45\|combout " "Node \"p1\|Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[22\]~39\|datac " "Node \"p1\|period_sum\[22\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|combout " "Node \"p1\|period_sum\[21\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|dataa " "Node \"p1\|Add0~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~43\|combout " "Node \"p1\|Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[21\]~40\|datac " "Node \"p1\|period_sum\[21\]~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|combout " "Node \"p1\|period_sum\[20\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|dataa " "Node \"p1\|Add0~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~41\|combout " "Node \"p1\|Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[20\]~41\|datac " "Node \"p1\|period_sum\[20\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|combout " "Node \"p1\|period_sum\[19\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|datab " "Node \"p1\|Add0~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~39\|combout " "Node \"p1\|Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[19\]~42\|datad " "Node \"p1\|period_sum\[19\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|combout " "Node \"p1\|period_sum\[18\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|datab " "Node \"p1\|Add0~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~37\|combout " "Node \"p1\|Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[18\]~43\|datad " "Node \"p1\|period_sum\[18\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|combout " "Node \"p1\|period_sum\[17\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|dataa " "Node \"p1\|Add0~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~35\|combout " "Node \"p1\|Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[17\]~44\|datad " "Node \"p1\|period_sum\[17\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|combout " "Node \"p1\|period_sum\[16\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|dataa " "Node \"p1\|Add0~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~33\|combout " "Node \"p1\|Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[16\]~45\|datac " "Node \"p1\|period_sum\[16\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|combout " "Node \"p1\|period_sum\[15\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|datab " "Node \"p1\|Add0~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~31\|combout " "Node \"p1\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[15\]~46\|datac " "Node \"p1\|period_sum\[15\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|combout " "Node \"p1\|period_sum\[14\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|dataa " "Node \"p1\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~29\|combout " "Node \"p1\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[14\]~47\|datad " "Node \"p1\|period_sum\[14\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|combout " "Node \"p1\|period_sum\[13\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|dataa " "Node \"p1\|Add0~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~27\|combout " "Node \"p1\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[13\]~48\|datad " "Node \"p1\|period_sum\[13\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|combout " "Node \"p1\|period_sum\[12\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|datab " "Node \"p1\|Add0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~25\|combout " "Node \"p1\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[12\]~49\|datad " "Node \"p1\|period_sum\[12\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|combout " "Node \"p1\|period_sum\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|dataa " "Node \"p1\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~23\|combout " "Node \"p1\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[11\]~50\|datad " "Node \"p1\|period_sum\[11\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604859 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604859 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|combout " "Node \"p1\|period_sum\[10\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|datab " "Node \"p1\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~21\|combout " "Node \"p1\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[10\]~51\|datad " "Node \"p1\|period_sum\[10\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|combout " "Node \"p1\|period_sum\[9\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|dataa " "Node \"p1\|Add0~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~19\|combout " "Node \"p1\|Add0~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[9\]~52\|datad " "Node \"p1\|period_sum\[9\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|combout " "Node \"p1\|period_sum\[8\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|dataa " "Node \"p1\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~17\|combout " "Node \"p1\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[8\]~53\|datad " "Node \"p1\|period_sum\[8\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|combout " "Node \"p1\|period_sum\[7\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|dataa " "Node \"p1\|Add0~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~15\|combout " "Node \"p1\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[7\]~54\|datad " "Node \"p1\|period_sum\[7\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|combout " "Node \"p1\|period_sum\[6\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|dataa " "Node \"p1\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~13\|combout " "Node \"p1\|Add0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[6\]~55\|datac " "Node \"p1\|period_sum\[6\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|combout " "Node \"p1\|period_sum\[5\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|dataa " "Node \"p1\|Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~11\|combout " "Node \"p1\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[5\]~56\|datac " "Node \"p1\|period_sum\[5\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|combout " "Node \"p1\|period_sum\[4\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|dataa " "Node \"p1\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~9\|combout " "Node \"p1\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[4\]~57\|datac " "Node \"p1\|period_sum\[4\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|combout " "Node \"p1\|period_sum\[3\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|dataa " "Node \"p1\|Add0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~7\|combout " "Node \"p1\|Add0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[3\]~58\|datad " "Node \"p1\|period_sum\[3\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|combout " "Node \"p1\|period_sum\[2\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|dataa " "Node \"p1\|Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~5\|combout " "Node \"p1\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[2\]~59\|datad " "Node \"p1\|period_sum\[2\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|combout " "Node \"p1\|period_sum\[1\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|dataa " "Node \"p1\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~3\|combout " "Node \"p1\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[1\]~60\|datad " "Node \"p1\|period_sum\[1\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|combout " "Node \"p1\|period_sum\[0\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|dataa " "Node \"p1\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|Add0~1\|combout " "Node \"p1\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""} { "Warning" "WSTA_SCC_NODE" "p1\|period_sum\[0\]~61\|datac " "Node \"p1\|period_sum\[0\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634039604860 ""}  } { { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 10 -1 0 } } { "pwm.v" "" { Text "C:/intelFPGA_lite/17.1/project/pwm_test/pwm.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604860 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604862 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1634039604862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634039604867 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634039604881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.770 " "Worst-case setup slack is -82.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.770            -429.012 clk  " "  -82.770            -429.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -148.726 clk  " "   -3.000            -148.726 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039604901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634039604922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039604936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634039605104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -76.607 " "Worst-case setup slack is -76.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.607            -391.126 clk  " "  -76.607            -391.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -148.726 clk  " "   -3.000            -148.726 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605122 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634039605141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1634039605217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.866 " "Worst-case setup slack is -33.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.866            -130.707 clk  " "  -33.866            -130.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -129.932 clk  " "   -3.000            -129.932 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634039605235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634039605531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:53:25 2021 " "Processing ended: Tue Oct 12 19:53:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634039605531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634039605531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634039605531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634039605531 ""}
