INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
