<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 232.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;HLS-benchmarks/Inter-Block/fft/fft.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.42 seconds; current allocated memory: 234.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 881 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 841 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 449 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 465 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 465 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 465 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 465 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 457 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 589 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 638 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/ahls_resource_estimation/vitis_projects/fft/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_30_2&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:30:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_49_4&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:49:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_68_6&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:68:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_87_8&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:87:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_106_10&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:106:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_125_12&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:125:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_144_14&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:144:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_163_16&gt; at HLS-benchmarks/Inter-Block/fft/fft.cpp:163:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.87 seconds; current allocated memory: 236.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.207 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 262.738 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_28_1&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:28:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_0&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:27:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_47_3&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:47:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_1&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:46:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_66_5&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:66:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_2&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:65:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_85_7&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:85:22) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_3&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:84:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_104_9&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:104:23) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_4&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:103:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_123_11&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:123:24) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_5&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:122:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_142_13&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:142:24) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_6&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:141:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_161_15&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:161:24) in function &apos;fft&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;loop_7&apos; (HLS-benchmarks/Inter-Block/fft/fft.cpp:160:3) in function &apos;fft&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;fft&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_30_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:39) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:39) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:39) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:39) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:35) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:35) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos; (loop &apos;VITIS_LOOP_30_2&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_0_addr_1_write_ln41&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41) of variable &apos;bitcast_ln41_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:41 on array &apos;X_I_0&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_0_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:35) on array &apos;X_I_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_30_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 333.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 333.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:58) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:58) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:58) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:58) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:54) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:54) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos; (loop &apos;VITIS_LOOP_49_4&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_1_addr_1_write_ln60&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60) of variable &apos;bitcast_ln60_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:60 on array &apos;X_I_1&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_1_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:54) on array &apos;X_I_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_49_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 334.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 334.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_68_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:77) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:77) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:77) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:77) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:73) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:73) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos; (loop &apos;VITIS_LOOP_68_6&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_2_addr_1_write_ln79&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79) of variable &apos;bitcast_ln79_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:79 on array &apos;X_I_2&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_2_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:73) on array &apos;X_I_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_68_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 335.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 335.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_87_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:96) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:96) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:96) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:96) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:92) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:92) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos; (loop &apos;VITIS_LOOP_87_8&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_3_addr_1_write_ln98&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98) of variable &apos;bitcast_ln98_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:98 on array &apos;X_I_3&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_3_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:92) on array &apos;X_I_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_87_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 336.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_106_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:115) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:115) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:115) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:115) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:111) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:111) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos; (loop &apos;VITIS_LOOP_106_10&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_4_addr_1_write_ln117&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117) of variable &apos;bitcast_ln117_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:117 on array &apos;X_I_4&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_4_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:111) on array &apos;X_I_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_106_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 337.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_125_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:134) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:134) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:134) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:134) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:130) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:130) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos; (loop &apos;VITIS_LOOP_125_12&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_5_addr_1_write_ln136&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136) of variable &apos;bitcast_ln136_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:136 on array &apos;X_I_5&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_5_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:130) on array &apos;X_I_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_125_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 337.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 337.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_144_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:153) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:153) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:153) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:153) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:149) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:149) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos; (loop &apos;VITIS_LOOP_144_14&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_6_addr_1_write_ln155&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155) of variable &apos;bitcast_ln155_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:155 on array &apos;X_I_6&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_6_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:149) on array &apos;X_I_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_144_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 338.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_163_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:172) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:172) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:172) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:172) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:168) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:168) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos; (loop &apos;VITIS_LOOP_163_16&apos;): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;X_I_7_addr_1_write_ln174&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174) of variable &apos;bitcast_ln174_1&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:174 on array &apos;X_I_7&apos; and &apos;load&apos; operation 32 bit (&apos;X_I_7_load&apos;, HLS-benchmarks/Inter-Block/fft/fft.cpp:168) on array &apos;X_I_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 25, Depth = 25, loop &apos;VITIS_LOOP_163_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 339.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 339.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fft&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.457 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 342.457 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_30_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_30_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 342.457 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_49_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_49_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 343.922 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_68_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_68_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 345.992 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_87_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_87_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_106_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_106_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_125_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_125_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_144_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_144_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 354.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft_Pipeline_VITIS_LOOP_163_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft_Pipeline_VITIS_LOOP_163_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 356.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fft&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_0&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_3&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_4&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_5&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_6&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_R_7&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_0&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_1&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_2&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_3&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_4&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_5&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_6&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/X_I_7&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/cos_coefficients_table&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fft/sin_coefficients_table&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;fft&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_5_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fft&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 360.836 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 367.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 375.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for fft." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for fft." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 279.41 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 5.32 seconds. CPU system time: 0.61 seconds. Elapsed time: 10.58 seconds; current allocated memory: 143.434 MB." resolution=""/>
</Messages>
