<root><simulation><result_generated_time />2023-05-12 16:37:48<layer><layer_spec />{'B': 1, 'K': 32, 'C': 144, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 4608, 'I': 112896, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />37/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [48, 1, 1], 'I': [384, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 4), ('OY', 4)]], [[('C', 12), ('K', 2)], [('C', 2)]], [], []]<I />[[[('K', 2)], []], [[('C', 12)], [('OX', 4), ('OY', 4), ('C', 2)]], [], []]<O />[[[('C', 12)], [('C', 2)]], [[('K', 2)], [('OX', 4), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('C', 3), ('OY', 7)], [('K', 2), ('OX', 7), ('C', 2)], []]<I />[[('K', 2), ('K', 4), ('C', 3), ('OY', 7), ('K', 2)], [('OX', 7), ('C', 2)], []]<O />[[('K', 2), ('K', 4), ('C', 3)], [('OY', 7), ('K', 2), ('OX', 7), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [16.0, 7, 7, 1], 'I': [2.0, 16.0, 1.0, 1.0], 'O': [24.0, 3, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 36864, 36864], 'I': [168, 903168, 903168], 'O': [64, 200704, 200704], 'O_partial': [64, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.33, 0.03, 0.0], 'O': [0.12, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.03, 0.0], 'I': [0.33, 0.03, 0.0], 'O': [0.12, 0.03, 0.0]}<effective_mem_size_bit />{'W': [192, 18432, 36864], 'I': [168, 451584, 903168], 'O': [64, 200704, 200704], 'O_partial': [64, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [768, 48, 1, 1], 'I': [768, 384, 1, 1], 'O': [768, 32, 1, 1]}<unique_unit_count />{'W': [48, 48, 1, 1], 'I': [384, 384, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [24.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[225792, 32256], [32256, 4608], [4608, 0]]<I />[[225792, 112896], [112896, 112896], [112896, 0]]<O />[[(125440, 150528), (50176, 25088)], [(25088, 50176), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(125440, 150528), (50176, 25088)], [(25088, 50176), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[28224, 4032], [504, 72], [18, 0]]<I />[[28224, 14112], [1764, 1764], [441, 0]]<O />[[(15680, 18816), (6272, 3136)], [(392, 784), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([15680, 18816], [6272, 3136]), ([392, 784], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />1204224</mac_count></basic_info><energy><total_energy />7958859.7<mem_energy_breakdown><W />[11.0, 59.8, 24.0]<I />[14.6, 349.6, 587.3]<O />[15.4, 155.4, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />60211.2<total />7957512.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.538<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.7173<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6558<latency_cycle_without_data_loading />4704<ideal_computing_cycle />4704<data_loading><load_cycle_total />1854<load_cycle_individual />{'W': [18, 72, 0], 'I': [126, 1764, 0]}<load_cycle_combined />{'W': 72, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4703], [-4455, -4050], [-4704, -4704]], 'I': [[-4703], [-4329, -2730], [-4704, -4704]], 'O': [[-4704], [-4508, -3920], [-4312, -4606]]}<mem_stall_cycle_shared />{'W': [[-4703], [-4455, 0], [0, 0]], 'I': [[-4703], [-4329, 0], [0, 0]], 'O': [[-4704], [-4508, -3920], [-4312, -4606]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 36864, 36864], 'I': [168, 903168, 903168], 'O': [64, 200704, 200704], 'O_partial': [64, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [9216, 36864, 36864], 'I': [64512, 903168, 903168], 'O': [2048, 200704, 200704]}<loop_cycles_each_level />{'W': [168, 4704, 4704], 'I': [336, 4704, 4704], 'O': [24, 4704, 4704]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [2, 1, 1], 'O': [3, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [54.9, 7.8], [7.8, 7.8]], 'I': [[8.0, 0.5], [192.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 2.7], [85.3, 42.7], [42.7, 42.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [384.0, 7.8], [7.8, 7.8]], 'I': [[8.0, 1.0], [384.0, 192.0], [192.0, 192.0]], 'O': [[8.0, 8.0], [256.0, 85.3], [85.3, 42.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [54.9, 7.8], [7.8, 0]], 'I': [[8.0, 0.5], [192.0, 192.0], [192.0, 0]], 'O': [[8.0, 2.7], [85.3, 42.7], [42.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [374.9, 285.2], [199.8, 42.7]], 'I': [[8.0, 0.5], [374.9, 285.2], [199.8, 42.7]], 'O': [[8.0, 2.7], [374.9, 285.2], [199.8, 42.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4704], [168, 168, 28], [4704, 4704, 1]], 'I': [[1, 1, 4704], [336, 336, 14], [4704, 4704, 1]], 'O': [[1, 1, 4704], [24, 24, 196], [4704, 4704, 1]]}<trans_time_real />{'W': [[0, 1, 4704], [[3, 168, 28], [18, 168, 28]], [[72, 4704, 1], [18, 4704, 1]]], 'I': [[0, 1, 4704], [[3, 336, 14], [126, 336, 14]], [[1764, 4704, 1], [441, 4704, 1]]], 'O': [[0, 1, 4704], [[1, 24, 196], [4, 24, 196]], [[392, 4704, 1], [98, 4704, 1]]]}<single_stall_cycle />{'W': [[-1], [-165, -150], [-4632, -4686]], 'I': [[-1], [-333, -210], [-2940, -4263]], 'O': [[-1], [-23, -20], [-4312, -4606]]}<single_stall_count />{'W': [4703, 27, 0], 'I': [4703, 13, 0], 'O': [4704, 196, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [486, 0], 'I': [1638, 0], 'O': [784, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1796, -4704], [-3920, -4312]], 1: [[-4704, -4704], [-4312, -4704]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>