Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  6 15:07:44 2024
| Host         : SurfaceQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.937        0.000                      0                  746        0.122        0.000                      0                  746        3.000        0.000                       0                   407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.937        0.000                      0                  746        0.122        0.000                      0                  746       19.500        0.000                       0                   403  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.937ns  (required time - arrival time)
  Source:                 sync/hcounter/c2/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gameover_state/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 3.219ns (33.042%)  route 6.523ns (66.958%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.631    -0.881    sync/hcounter/c2/clk
    SLICE_X6Y37          FDRE                                         r  sync/hcounter/c2/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  sync/hcounter/c2/ff_02/Q
                         net (fo=23, routed)          2.239     1.876    sync/hcounter/c2/ff_02_0
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.124     2.000 r  sync/hcounter/c2/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     2.000    BUS_Left/_inferred__0/i__carry__0_2[3]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.401 r  BUS_Left/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.401    BUS_Left/_inferred__0/i__carry__0_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.515 r  BUS_Left/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.515    BUS_Left/_inferred__0/i__carry__1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.754 r  BUS_Left/_inferred__0/i__carry__2/O[2]
                         net (fo=54, routed)          1.767     4.522    BUS_Right/vgaBlue_OBUF[3]_inst_i_3_0[2]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852     5.374 r  BUS_Right/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.374    BUS_Right/_inferred__0/i__carry__3_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  BUS_Right/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.488    BUS_Right/_inferred__0/i__carry__4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.602 r  BUS_Right/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.602    BUS_Right/_inferred__0/i__carry__5_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.915 r  BUS_Right/_inferred__0/i__carry__6/O[3]
                         net (fo=2, routed)           1.209     7.124    BUS_Right/Movement_bot/c3/O[0]
    SLICE_X10Y43         LUT4 (Prop_lut4_I3_O)        0.306     7.430 r  BUS_Right/Movement_bot/c3/gameover_state_i_5/O
                         net (fo=2, routed)           0.906     8.336    sync/vcounter/c1/busL
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     8.460 r  sync/vcounter/c1/gameover_state_i_1/O
                         net (fo=1, routed)           0.402     8.862    crash
    SLICE_X4Y43          FDRE                                         r  gameover_state/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.517    38.522    clk
    SLICE_X4Y43          FDRE                                         r  gameover_state/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.094    39.004    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.205    38.799    gameover_state
  -------------------------------------------------------------------
                         required time                         38.799    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 29.937    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 1.462ns (19.056%)  route 6.210ns (80.944%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_03/Q
                         net (fo=20, routed)          1.170     0.703    sync/hcounter/c1/ff_03_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.321     1.024 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          1.219     2.244    sync/vcounter/c1/ff_01_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.328     2.572 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=14, routed)          0.840     3.411    sync/vcounter/c1/ff_04_2
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.535 r  sync/vcounter/c1/ff_01_i_3__50/O
                         net (fo=20, routed)          1.369     4.905    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           1.122     6.150    BUS_Left/Movement_bot/c1/CE11_out_0
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.146     6.296 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.490     6.786    BUS_Left/Movement_bot/c2/CE0
    SLICE_X11Y45         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.451    38.456    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X11Y45         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_03/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.094    38.925    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.409    38.516    BUS_Left/Movement_bot/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.730ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 1.462ns (19.056%)  route 6.210ns (80.944%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_03/Q
                         net (fo=20, routed)          1.170     0.703    sync/hcounter/c1/ff_03_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.321     1.024 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          1.219     2.244    sync/vcounter/c1/ff_01_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.328     2.572 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=14, routed)          0.840     3.411    sync/vcounter/c1/ff_04_2
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.535 r  sync/vcounter/c1/ff_01_i_3__50/O
                         net (fo=20, routed)          1.369     4.905    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           1.122     6.150    BUS_Left/Movement_bot/c1/CE11_out_0
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.146     6.296 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.490     6.786    BUS_Left/Movement_bot/c2/CE0
    SLICE_X11Y45         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.451    38.456    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X11Y45         FDRE                                         r  BUS_Left/Movement_bot/c2/ff_04/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.094    38.925    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.409    38.516    BUS_Left/Movement_bot/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                 31.730    

Slack (MET) :             31.756ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.462ns (19.036%)  route 6.218ns (80.964%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_03/Q
                         net (fo=20, routed)          1.170     0.703    sync/hcounter/c1/ff_03_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.321     1.024 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          1.219     2.244    sync/vcounter/c1/ff_01_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.328     2.572 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=14, routed)          0.840     3.411    sync/vcounter/c1/ff_04_2
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.535 r  sync/vcounter/c1/ff_01_i_3__50/O
                         net (fo=20, routed)          1.369     4.905    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           1.122     6.150    BUS_Left/Movement_bot/c1/CE11_out_0
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.146     6.296 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.499     6.795    BUS_Left/Movement_bot/c2/CE0
    SLICE_X8Y45          FDRE                                         r  BUS_Left/Movement_bot/c2/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.450    38.455    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X8Y45          FDRE                                         r  BUS_Left/Movement_bot/c2/ff_01/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X8Y45          FDRE (Setup_fdre_C_CE)      -0.373    38.551    BUS_Left/Movement_bot/c2/ff_01
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 31.756    

Slack (MET) :             31.756ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.462ns (19.036%)  route 6.218ns (80.964%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_03/Q
                         net (fo=20, routed)          1.170     0.703    sync/hcounter/c1/ff_03_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.321     1.024 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          1.219     2.244    sync/vcounter/c1/ff_01_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.328     2.572 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=14, routed)          0.840     3.411    sync/vcounter/c1/ff_04_2
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.535 r  sync/vcounter/c1/ff_01_i_3__50/O
                         net (fo=20, routed)          1.369     4.905    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           1.122     6.150    BUS_Left/Movement_bot/c1/CE11_out_0
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.146     6.296 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.499     6.795    BUS_Left/Movement_bot/c2/CE0
    SLICE_X8Y45          FDRE                                         r  BUS_Left/Movement_bot/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.450    38.455    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X8Y45          FDRE                                         r  BUS_Left/Movement_bot/c2/ff_02/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X8Y45          FDRE (Setup_fdre_C_CE)      -0.373    38.551    BUS_Left/Movement_bot/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 31.756    

Slack (MET) :             31.756ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c2/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 1.462ns (19.036%)  route 6.218ns (80.964%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_03/Q
                         net (fo=20, routed)          1.170     0.703    sync/hcounter/c1/ff_03_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.321     1.024 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          1.219     2.244    sync/vcounter/c1/ff_01_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.328     2.572 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=14, routed)          0.840     3.411    sync/vcounter/c1/ff_04_2
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.535 r  sync/vcounter/c1/ff_01_i_3__50/O
                         net (fo=20, routed)          1.369     4.905    BUS_Left/Movement_bot/c1/CE010_out
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.029 r  BUS_Left/Movement_bot/c1/ff_01_i_3__17/O
                         net (fo=5, routed)           1.122     6.150    BUS_Left/Movement_bot/c1/CE11_out_0
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.146     6.296 r  BUS_Left/Movement_bot/c1/ff_01_i_1__22/O
                         net (fo=5, routed)           0.499     6.795    BUS_Left/Movement_bot/c2/CE0
    SLICE_X8Y45          FDRE                                         r  BUS_Left/Movement_bot/c2/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.450    38.455    BUS_Left/Movement_bot/c2/clk_out
    SLICE_X8Y45          FDRE                                         r  BUS_Left/Movement_bot/c2/ff_05/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X8Y45          FDRE (Setup_fdre_C_CE)      -0.373    38.551    BUS_Left/Movement_bot/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 31.756    

Slack (MET) :             31.789ns  (required time - arrival time)
  Source:                 sync/hcounter/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/Movement_bot/c3/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 1.901ns (24.553%)  route 5.841ns (75.447%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.626    -0.886    sync/hcounter/c1/clk
    SLICE_X5Y32          FDRE                                         r  sync/hcounter/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  sync/hcounter/c1/ff_03/Q
                         net (fo=20, routed)          1.170     0.703    sync/hcounter/c1/ff_03_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I3_O)        0.321     1.024 f  sync/hcounter/c1/ff_01_i_5/O
                         net (fo=10, routed)          1.219     2.244    sync/vcounter/c1/ff_01_13
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.328     2.572 r  sync/vcounter/c1/ff_01_i_3/O
                         net (fo=14, routed)          1.208     3.780    sync/vcounter/c1/ff_04_2
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.150     3.930 r  sync/vcounter/c1/ff_01_i_3__56/O
                         net (fo=20, routed)          0.608     4.538    sync/vcounter/c1/gameover_state_0
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.328     4.866 r  sync/vcounter/c1/ff_01_i_3__21/O
                         net (fo=5, routed)           0.994     5.860    BUS_Mid/Movement_bot/c3/CE16_out
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.355     6.215 r  BUS_Mid/Movement_bot/c3/ff_05_i_1__30/O
                         net (fo=1, routed)           0.642     6.857    BUS_Mid/Movement_bot/c3/ff_05_i_1__30_n_0
    SLICE_X5Y50          FDRE                                         r  BUS_Mid/Movement_bot/c3/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.508    38.512    BUS_Mid/Movement_bot/c3/clk_out
    SLICE_X5Y50          FDRE                                         r  BUS_Mid/Movement_bot/c3/ff_05/C
                         clock pessimism              0.484    38.996    
                         clock uncertainty           -0.094    38.901    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)       -0.255    38.646    BUS_Mid/Movement_bot/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 31.789    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 sync/hcounter/c3/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.399ns (17.929%)  route 6.404ns (82.071%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.633    -0.879    sync/hcounter/c3/clk
    SLICE_X2Y36          FDRE                                         r  sync/hcounter/c3/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.401 f  sync/hcounter/c3/ff_03/Q
                         net (fo=21, routed)          1.878     1.477    sync/hcounter/c3/ff_03_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.301     1.778 f  sync/hcounter/c3/Hsync_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.980     2.759    sync/hcounter/c3/ff_02_3
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.883 r  sync/hcounter/c3/ff_01_i_6/O
                         net (fo=1, routed)           0.850     3.733    sync/hcounter/c1/ff_01_7
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.857 f  sync/hcounter/c1/ff_01_i_3__13/O
                         net (fo=2, routed)           1.048     4.905    SLUGS/MovementR/c1/ff_01_1
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.029 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.587     5.616    SLUGS/MovementR/c1/ff_01_i_1__18_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  SLUGS/MovementR/c1/ff_01_i_1__17/O
                         net (fo=11, routed)          0.729     6.470    SLUGS/MovementR/c2/CE0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  SLUGS/MovementR/c2/ff_01_i_1__16/O
                         net (fo=5, routed)           0.331     6.925    SLUGS/MovementR/c3/CE03_out
    SLICE_X0Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.512    38.517    SLUGS/MovementR/c3/clk_out
    SLICE_X0Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_01/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.795    SLUGS/MovementR/c3/ff_01
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 sync/hcounter/c3/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.399ns (17.929%)  route 6.404ns (82.071%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.633    -0.879    sync/hcounter/c3/clk
    SLICE_X2Y36          FDRE                                         r  sync/hcounter/c3/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.401 f  sync/hcounter/c3/ff_03/Q
                         net (fo=21, routed)          1.878     1.477    sync/hcounter/c3/ff_03_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.301     1.778 f  sync/hcounter/c3/Hsync_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.980     2.759    sync/hcounter/c3/ff_02_3
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.883 r  sync/hcounter/c3/ff_01_i_6/O
                         net (fo=1, routed)           0.850     3.733    sync/hcounter/c1/ff_01_7
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.857 f  sync/hcounter/c1/ff_01_i_3__13/O
                         net (fo=2, routed)           1.048     4.905    SLUGS/MovementR/c1/ff_01_1
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.029 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.587     5.616    SLUGS/MovementR/c1/ff_01_i_1__18_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  SLUGS/MovementR/c1/ff_01_i_1__17/O
                         net (fo=11, routed)          0.729     6.470    SLUGS/MovementR/c2/CE0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  SLUGS/MovementR/c2/ff_01_i_1__16/O
                         net (fo=5, routed)           0.331     6.925    SLUGS/MovementR/c3/CE03_out
    SLICE_X0Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.512    38.517    SLUGS/MovementR/c3/clk_out
    SLICE_X0Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_02/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.795    SLUGS/MovementR/c3/ff_02
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 sync/hcounter/c3/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.399ns (17.929%)  route 6.404ns (82.071%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.633    -0.879    sync/hcounter/c3/clk
    SLICE_X2Y36          FDRE                                         r  sync/hcounter/c3/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.478    -0.401 f  sync/hcounter/c3/ff_03/Q
                         net (fo=21, routed)          1.878     1.477    sync/hcounter/c3/ff_03_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.301     1.778 f  sync/hcounter/c3/Hsync_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.980     2.759    sync/hcounter/c3/ff_02_3
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.124     2.883 r  sync/hcounter/c3/ff_01_i_6/O
                         net (fo=1, routed)           0.850     3.733    sync/hcounter/c1/ff_01_7
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.857 f  sync/hcounter/c1/ff_01_i_3__13/O
                         net (fo=2, routed)           1.048     4.905    SLUGS/MovementR/c1/ff_01_1
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     5.029 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.587     5.616    SLUGS/MovementR/c1/ff_01_i_1__18_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.740 r  SLUGS/MovementR/c1/ff_01_i_1__17/O
                         net (fo=11, routed)          0.729     6.470    SLUGS/MovementR/c2/CE0
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  SLUGS/MovementR/c2/ff_01_i_1__16/O
                         net (fo=5, routed)           0.331     6.925    SLUGS/MovementR/c3/CE03_out
    SLICE_X0Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         1.512    38.517    SLUGS/MovementR/c3/clk_out
    SLICE_X0Y33          FDRE                                         r  SLUGS/MovementR/c3/ff_03/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    38.795    SLUGS/MovementR/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.795    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 31.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BUS_Right_2/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.562    -0.619    BUS_Right_2/Random/clk_out
    SLICE_X15Y35         FDRE                                         r  BUS_Right_2/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  BUS_Right_2/Random/sh_00/Q
                         net (fo=3, routed)           0.056    -0.422    BUS_Right_2/Random/rnd[0]
    SLICE_X15Y35         FDRE                                         r  BUS_Right_2/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.831    -0.859    BUS_Right_2/Random/clk_out
    SLICE_X15Y35         FDRE                                         r  BUS_Right_2/Random/sh_17[1]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.075    -0.544    BUS_Right_2/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 BUS_Mid/Movement_bot/c2/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/Movement_bot/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.431%)  route 0.311ns (62.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.594    -0.587    BUS_Mid/Movement_bot/c2/clk_out
    SLICE_X3Y50          FDRE                                         r  BUS_Mid/Movement_bot/c2/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  BUS_Mid/Movement_bot/c2/ff_02/Q
                         net (fo=7, routed)           0.311    -0.135    BUS_Mid/Movement_bot/c2/currentV_M[8]
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.045    -0.090 r  BUS_Mid/Movement_bot/c2/ff_01_i_2__35/O
                         net (fo=1, routed)           0.000    -0.090    BUS_Mid/Movement_bot/c2/ff_01_i_2__35_n_0
    SLICE_X3Y49          FDRE                                         r  BUS_Mid/Movement_bot/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.867    -0.823    BUS_Mid/Movement_bot/c2/clk_out
    SLICE_X3Y49          FDRE                                         r  BUS_Mid/Movement_bot/c2/ff_01/C
                         clock pessimism              0.508    -0.314    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092    -0.222    BUS_Mid/Movement_bot/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BUS_Mid/Movement_bot/c1/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/Movement_bot/c2/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.272ns (52.257%)  route 0.249ns (47.743%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.592    -0.589    BUS_Mid/Movement_bot/c1/clk_out
    SLICE_X4Y50          FDRE                                         r  BUS_Mid/Movement_bot/c1/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  BUS_Mid/Movement_bot/c1/ff_05/Q
                         net (fo=11, routed)          0.105    -0.356    BUS_Mid/Movement_bot/c1/currentV_M[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.099    -0.257 r  BUS_Mid/Movement_bot/c1/ff_01_i_3__22/O
                         net (fo=5, routed)           0.143    -0.114    BUS_Mid/Movement_bot/c1/CE11_out_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.045    -0.069 r  BUS_Mid/Movement_bot/c1/ff_05_i_1__31/O
                         net (fo=1, routed)           0.000    -0.069    BUS_Mid/Movement_bot/c2/ff_05_1
    SLICE_X3Y49          FDRE                                         r  BUS_Mid/Movement_bot/c2/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.867    -0.823    BUS_Mid/Movement_bot/c2/clk_out
    SLICE_X3Y49          FDRE                                         r  BUS_Mid/Movement_bot/c2/ff_05/C
                         clock pessimism              0.508    -0.314    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092    -0.222    BUS_Mid/Movement_bot/c2/ff_05
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sync/hcounter/c3/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hcounter/c3/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.591    -0.590    sync/hcounter/c3/clk
    SLICE_X3Y36          FDRE                                         r  sync/hcounter/c3/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  sync/hcounter/c3/ff_05/Q
                         net (fo=23, routed)          0.111    -0.338    sync/hcounter/c3/ff_05_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  sync/hcounter/c3/ff_01_i_2__0/O
                         net (fo=1, routed)           0.000    -0.293    sync/hcounter/c3/B_4
    SLICE_X2Y36          FDRE                                         r  sync/hcounter/c3/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.861    -0.829    sync/hcounter/c3/clk
    SLICE_X2Y36          FDRE                                         r  sync/hcounter/c3/ff_01/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.120    -0.457    sync/hcounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 BUS_Right/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.566    -0.615    BUS_Right/Random/clk_out
    SLICE_X12Y45         FDRE                                         r  BUS_Right/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  BUS_Right/Random/sh_00/Q
                         net (fo=3, routed)           0.068    -0.383    BUS_Right/Random/rnd[0]
    SLICE_X12Y45         FDRE                                         r  BUS_Right/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.836    -0.854    BUS_Right/Random/clk_out
    SLICE_X12Y45         FDRE                                         r  BUS_Right/Random/sh_17[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.060    -0.555    BUS_Right/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 BUS_Right_2/Random/sh_17[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.562    -0.619    BUS_Right_2/Random/clk_out
    SLICE_X13Y36         FDRE                                         r  BUS_Right_2/Random/sh_17[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  BUS_Right_2/Random/sh_17[3]/Q
                         net (fo=2, routed)           0.119    -0.359    BUS_Right_2/rnd[3]
    SLICE_X13Y37         FDRE                                         r  BUS_Right_2/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.832    -0.858    BUS_Right_2/clk_out
    SLICE_X13Y37         FDRE                                         r  BUS_Right_2/ff_04/C
                         clock pessimism              0.254    -0.603    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.070    -0.533    BUS_Right_2/ff_04
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BUS_Right/Movement_bot/c1/ff_04/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/Movement_bot/c1/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.566    -0.615    BUS_Right/Movement_bot/c1/clk_out
    SLICE_X15Y45         FDRE                                         r  BUS_Right/Movement_bot/c1/ff_04/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  BUS_Right/Movement_bot/c1/ff_04/Q
                         net (fo=11, routed)          0.123    -0.352    BUS_Right/Movement_bot/c1/currentV_R[1]
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.307 r  BUS_Right/Movement_bot/c1/ff_02_i_1__45/O
                         net (fo=1, routed)           0.000    -0.307    BUS_Right/Movement_bot/c1/ff_02_i_1__45_n_0
    SLICE_X14Y45         FDRE                                         r  BUS_Right/Movement_bot/c1/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.836    -0.854    BUS_Right/Movement_bot/c1/clk_out
    SLICE_X14Y45         FDRE                                         r  BUS_Right/Movement_bot/c1/ff_02/C
                         clock pessimism              0.251    -0.602    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.120    -0.482    BUS_Right/Movement_bot/c1/ff_02
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 BUS_Mid/Random/sh_17[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.073%)  route 0.123ns (42.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.594    -0.587    BUS_Mid/Random/clk_out
    SLICE_X2Y51          FDRE                                         r  BUS_Mid/Random/sh_17[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  BUS_Mid/Random/sh_17[2]/Q
                         net (fo=2, routed)           0.123    -0.300    BUS_Mid/rnd[2]
    SLICE_X5Y51          FDRE                                         r  BUS_Mid/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.863    -0.827    BUS_Mid/clk_out
    SLICE_X5Y51          FDRE                                         r  BUS_Mid/ff_03/C
                         clock pessimism              0.275    -0.552    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.070    -0.482    BUS_Mid/ff_03
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BUS_Right/Random/sh_17[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.566    -0.615    BUS_Right/Random/clk_out
    SLICE_X13Y44         FDRE                                         r  BUS_Right/Random/sh_17[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  BUS_Right/Random/sh_17[3]/Q
                         net (fo=2, routed)           0.124    -0.350    BUS_Right/rnd[3]
    SLICE_X13Y43         FDRE                                         r  BUS_Right/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.836    -0.854    BUS_Right/clk_out
    SLICE_X13Y43         FDRE                                         r  BUS_Right/ff_04/C
                         clock pessimism              0.254    -0.599    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.066    -0.533    BUS_Right/ff_04
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 BUS_Right_2/Random/sh_17[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.562    -0.619    BUS_Right_2/Random/clk_out
    SLICE_X13Y36         FDRE                                         r  BUS_Right_2/Random/sh_17[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  BUS_Right_2/Random/sh_17[2]/Q
                         net (fo=2, routed)           0.124    -0.354    BUS_Right_2/rnd[2]
    SLICE_X13Y35         FDRE                                         r  BUS_Right_2/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=401, routed)         0.831    -0.859    BUS_Right_2/clk_out
    SLICE_X13Y35         FDRE                                         r  BUS_Right_2/ff_03/C
                         clock pessimism              0.254    -0.604    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.066    -0.538    BUS_Right_2/ff_03
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y46     BUS_Left/Movement_bot/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y46     BUS_Left/Movement_bot/c1/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_03/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_04/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_05/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y51      BUS_Left/Scoring/c2/ff_03/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      SLUGS/MovementL/c3/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      SLUGS/MovementL/c3/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      SLUGS/MovementL/c3/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      SLUGS/MovementL/c3/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      SLUGS/MovementL/c3/ff_05/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y46     BUS_Left/Movement_bot/c1/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y46     BUS_Left/Movement_bot/c1/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_01/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y46     BUS_Left/Movement_bot/c1/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y46     BUS_Left/Movement_bot/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_03/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_04/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49      BUS_Left/Scoring/c1/ff_05/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y51      BUS_Left/Scoring/c2/ff_03/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y51      BUS_Left/Scoring/c2/ff_03/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y51      BUS_Left/Scoring/c2/ff_04/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



