{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652870406954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652870406964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:40:06 2022 " "Processing started: Wed May 18 12:40:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652870406964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870406964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acelerometro -c acelerometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off acelerometro -c acelerometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870406964 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1652870407496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/master_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/master_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_spi-rtl " "Found design unit 1: master_spi-rtl" {  } { { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419893 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_spi " "Found entity 1: master_spi" {  } { { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/estimador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/estimador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estimador-rtl " "Found design unit 1: estimador-rtl" {  } { { "../hdl/estimador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/estimador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419896 ""} { "Info" "ISGN_ENTITY_NAME" "1 estimador " "Found entity 1: estimador" {  } { { "../hdl/estimador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/estimador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/cuantificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/cuantificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuantificador-rtl " "Found design unit 1: cuantificador-rtl" {  } { { "../hdl/cuantificador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/cuantificador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419899 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuantificador " "Found entity 1: cuantificador" {  } { { "../hdl/cuantificador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/cuantificador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/controlador_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/controlador_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_spi-rtl " "Found design unit 1: controlador_spi-rtl" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419902 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_spi " "Found entity 1: controlador_spi" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/calc_offset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/calc_offset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_offset-rtl " "Found design unit 1: calc_offset-rtl" {  } { { "../hdl/calc_offset.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/calc_offset.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419904 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc_offset " "Found entity 1: calc_offset" {  } { { "../hdl/calc_offset.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/calc_offset.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/auxiliar.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/auxiliar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auxiliar " "Found design unit 1: auxiliar" {  } { { "../hdl/auxiliar.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/auxiliar.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auxiliar-body " "Found design unit 2: auxiliar-body" {  } { { "../hdl/auxiliar.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/auxiliar.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victo/downloads/git/dd2_proyecto_chen/hdl/acelerometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victo/downloads/git/dd2_proyecto_chen/hdl/acelerometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acelerometro-estructural " "Found design unit 1: acelerometro-estructural" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419908 ""} { "Info" "ISGN_ENTITY_NAME" "1 acelerometro " "Found entity 1: acelerometro" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870419908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acelerometro " "Elaborating entity \"acelerometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652870419977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlador_spi controlador_spi:controlador A:rtl " "Elaborating entity \"controlador_spi\" using architecture \"A:rtl\" for hierarchy \"controlador_spi:controlador\"" {  } { { "../hdl/acelerometro.vhd" "controlador" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870419979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dato_lectura controlador_spi.vhd(30) " "Verilog HDL or VHDL warning at controlador_spi.vhd(30): object \"dato_lectura\" assigned a value but never read" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652870419981 "|acelerometro|controlador_spi:controlador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena_medida_offset controlador_spi.vhd(32) " "Verilog HDL or VHDL warning at controlador_spi.vhd(32): object \"ena_medida_offset\" assigned a value but never read" {  } { { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652870419981 "|acelerometro|controlador_spi:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "master_spi master_spi:master A:rtl " "Elaborating entity \"master_spi\" using architecture \"A:rtl\" for hierarchy \"master_spi:master\"" {  } { { "../hdl/acelerometro.vhd" "master" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870419982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDI master_spi.vhd(163) " "Inferred latch for \"SDI\" at master_spi.vhd(163)" {  } { { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 163 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870419984 "|acelerometro|master_spi:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "calc_offset calc_offset:calc_offset A:rtl " "Elaborating entity \"calc_offset\" using architecture \"A:rtl\" for hierarchy \"calc_offset:calc_offset\"" {  } { { "../hdl/acelerometro.vhd" "calc_offset" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870419985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estimador estimador:estimador A:rtl " "Elaborating entity \"estimador\" using architecture \"A:rtl\" for hierarchy \"estimador:estimador\"" {  } { { "../hdl/acelerometro.vhd" "estimador" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870419988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cuantificador cuantificador:cuantificador A:rtl " "Elaborating entity \"cuantificador\" using architecture \"A:rtl\" for hierarchy \"cuantificador:cuantificador\"" {  } { { "../hdl/acelerometro.vhd" "cuantificador" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870419993 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "estimador:estimador\|reg_muestra_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"estimador:estimador\|reg_muestra_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652870420685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652870420685 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652870420685 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652870420685 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652870420685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "estimador:estimador\|altshift_taps:reg_muestra_rtl_0 " "Elaborated megafunction instantiation \"estimador:estimador\|altshift_taps:reg_muestra_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870420847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "estimador:estimador\|altshift_taps:reg_muestra_rtl_0 " "Instantiated megafunction \"estimador:estimador\|altshift_taps:reg_muestra_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652870420847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652870420847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652870420847 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652870420847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2im.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2im.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2im " "Found entity 1: shift_taps_2im" {  } { { "db/shift_taps_2im.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/shift_taps_2im.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870420908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870420908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofa1 " "Found entity 1: altsyncram_ofa1" {  } { { "db/altsyncram_ofa1.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/altsyncram_ofa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870420974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870420974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5f " "Found entity 1: cntr_g5f" {  } { { "db/cntr_g5f.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/cntr_g5f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870421037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870421037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870421104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870421104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6lg " "Found entity 1: cntr_6lg" {  } { { "db/cntr_6lg.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/cntr_6lg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652870421170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870421170 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/cuantificador.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/cuantificador.vhd" 89 -1 0 } } { "../hdl/master_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/master_spi.vhd" 100 -1 0 } } { "db/shift_taps_2im.tdf" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/db/shift_taps_2im.tdf" 40 2 0 } } { "../hdl/controlador_spi.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/controlador_spi.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652870421496 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652870421496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[7\] GND " "Pin \"disp\[7\]\" is stuck at GND" {  } { { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652870421731 "|acelerometro|disp[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652870421731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652870421833 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652870422664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652870422868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652870422868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652870422959 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652870422959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652870422959 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652870422959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652870422959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652870422988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 12:40:22 2022 " "Processing ended: Wed May 18 12:40:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652870422988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652870422988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652870422988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652870422988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652870424522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652870424529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 12:40:24 2022 " "Processing started: Wed May 18 12:40:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652870424529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652870424529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off acelerometro -c acelerometro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off acelerometro -c acelerometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652870424529 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652870424657 ""}
{ "Info" "0" "" "Project  = acelerometro" {  } {  } 0 0 "Project  = acelerometro" 0 0 "Fitter" 0 0 1652870424658 ""}
{ "Info" "0" "" "Revision = acelerometro" {  } {  } 0 0 "Revision = acelerometro" 0 0 "Fitter" 0 0 1652870424658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1652870424764 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "acelerometro 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"acelerometro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652870424777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652870424822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652870424822 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652870425101 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652870425109 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652870425239 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1255 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1257 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1259 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1261 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1263 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1265 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1267 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 1269 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652870425243 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652870425243 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652870425244 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652870425244 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652870425245 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1652870425245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652870425246 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652870425323 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "SDO 8 1.2 V 3.3V " "Pin SDO is incompatible with I/O bank 8.  Pin uses I/O standard 1.2 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SDI 8 3.3V " "Pin SDI in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDI } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDI" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "nCS 8 3.3V " "Pin nCS in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nCS } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nCS" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "SPC 8 3.3V " "Pin SPC in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SPC } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPC" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 40 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 8 3.3V " "Pin leds\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 8 3.3V " "Pin leds\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 8 3.3V " "Pin leds\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[3\] 8 3.3V " "Pin leds\[3\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[3\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[4\] 8 3.3V " "Pin leds\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[4\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[5\] 8 3.3V " "Pin leds\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[5\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 8 3.3V " "Pin leds\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 8 3.3V " "Pin leds\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1652870425692 ""}  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1652870425692 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "8 " "I/O bank 8 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Error" "EFIOMGR_VCCIO_NOT_SUPPORTED_IN_BANK_BY_CONFIGURATION_SCHEME" "1.2V 8 " "VCCIO 1.2V is not compatible with the VCCIO requirement of the I/O bank 8 imposed by the selected configuration scheme" {  } {  } 0 169193 "VCCIO %1!s! is not compatible with the VCCIO requirement of the I/O bank %2!s! imposed by the selected configuration scheme" 0 0 "Design Software" 0 -1 1652870425693 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SDO 1.2 V " "Input or bidirectional pin SDO uses I/O standard 1.2 V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1652870425693 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SDO 1.2 V " "Input or bidirectional pin SDO uses I/O standard 1.2 V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1652870425693 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SDO 1.2 V " "Input or bidirectional pin SDO uses I/O standard 1.2 V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1652870425693 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SDO 1.2 V " "Input or bidirectional pin SDO uses I/O standard 1.2 V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1652870425693 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SDO 1.2 V " "Input or bidirectional pin SDO uses I/O standard 1.2 V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1652870425693 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SDO 1.2 V " "Input or bidirectional pin SDO uses I/O standard 1.2 V" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "../hdl/acelerometro.vhd" "" { Text "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/hdl/acelerometro.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/victo/Downloads/GIT/DD2_Proyecto_Chen/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1652870425693 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Fitter" 0 -1 1652870425693 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652870425695 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652870426172 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1652870426177 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "SDI 3.3-V LVTTL C6 " "Pin SDI uses I/O standard 3.3-V LVTTL located at C6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "nCS 3.3-V LVTTL E9 " "Pin nCS uses I/O standard 3.3-V LVTTL located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "SPC 3.3-V LVTTL B5 " "Pin SPC uses I/O standard 3.3-V LVTTL located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[0\] 3.3-V LVTTL C7 " "Pin leds\[0\] uses I/O standard 3.3-V LVTTL located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[1\] 3.3-V LVTTL C8 " "Pin leds\[1\] uses I/O standard 3.3-V LVTTL located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVTTL A6 " "Pin leds\[2\] uses I/O standard 3.3-V LVTTL located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVTTL B7 " "Pin leds\[3\] uses I/O standard 3.3-V LVTTL located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVTTL C4 " "Pin leds\[4\] uses I/O standard 3.3-V LVTTL located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVTTL A5 " "Pin leds\[5\] uses I/O standard 3.3-V LVTTL located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[6\] 3.3-V LVTTL B4 " "Pin leds\[6\] uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[7\] 3.3-V LVTTL C5 " "Pin leds\[7\] uses I/O standard 3.3-V LVTTL located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1652870426180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 16 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652870426318 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 12:40:26 2022 " "Processing ended: Wed May 18 12:40:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652870426318 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652870426318 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652870426318 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652870426318 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652870426979 ""}
