#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  6 16:46:26 2021
# Process ID: 13136
# Current directory: C:/Users/Magda/Desktop/Micro/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21688 C:\Users\Magda\Desktop\Micro\ip_repo\edit_signal_ip_v1_0.xpr
# Log file: C:/Users/Magda/Desktop/Micro/ip_repo/vivado.log
# Journal file: C:/Users/Magda/Desktop/Micro/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Magda/Desktop/Micro/ip_repo/edit_signal_ip_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/component.xml
ipx::add_file_group -type synthesis {} [ipx::current_core]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/signal_rtl.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0/hdl/dual_port_rom.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Magda/Desktop/Micro/ip_repo/signal_ip_1.0
launch_simulation
