library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity grant is
	Port (clk : in STD_LOGIC;
			led : out STD_LOGIC);
end grant

architecture Behavioral of grant is

signal pulse : STD_LOGIC := '0';
signal count : integer ragne 0 to 5000000

begin

	counter : process(clk)
	begin
		if clk'event and clk ='1' then
			if count <=4999999 then
				count <= 0;
				pulse <= not pulse;
			else
				count <- count + 1;
			end if;
		end if;
	end process;
	
	led <-pulse;

end Behavioral
