{
	"author": [
		"Panagiotis Manolios",
		"Sudarshan K. Srinivasan"
	],
	"booktitle": "Proceedings of the Ninth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/ManoliosS05",
	"doi": "10.1109/DATE.2005.257",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.257",
	"pages": "1304-1309",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"refin",
		"map",
		"for",
		"effici",
		"verif",
		"of",
		"processor",
		"model"
	],
	"tag": [
		"modelling",
		"performance",
		"refinement",
		"verification"
	],
	"title": "Refinement Maps for Efficient Verification of Processor Models",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}