<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/cache/noncoherent_cache.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_68e1670d4c2e08eb7966dfdf3f7580e2.html">cache</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">noncoherent_cache.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="noncoherent__cache_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2010,2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Erik Hallnor</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Dave Greene</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Nathan Binkert</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *          Ron Dreslinski</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *          Andreas Sandberg</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *          Nikos Nikoleris</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="noncoherent__cache_8hh.html">mem/cache/noncoherent_cache.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;debug/Cache.hh&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cache__blk_8hh.html">mem/cache/cache_blk.hh</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mshr_8hh.html">mem/cache/mshr.hh</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;params/NoncoherentCache.hh&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#abf131da9ebeeda6854b53dc7c96a77fd">   67</a></span>&#160;<a class="code" href="classNoncoherentCache.html#abf131da9ebeeda6854b53dc7c96a77fd">NoncoherentCache::NoncoherentCache</a>(<span class="keyword">const</span> NoncoherentCacheParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    : <a class="code" href="classBaseCache.html">BaseCache</a>(p, p-&gt;<a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>-&gt;cacheLineSize())</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a38bbee0232416036a87a8fed603fdc50">   73</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a38bbee0232416036a87a8fed603fdc50">NoncoherentCache::satisfyRequest</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">// As this a non-coherent cache located below the point of</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// coherency, we do not expect requests that are typically used to</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// keep caches coherent (e.g., InvalidateReq or UpdateReq).</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>());</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">BaseCache::satisfyRequest</a>(pkt, blk);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#af2658778950f519d255820d4353fd159">   83</a></span>&#160;<a class="code" href="classNoncoherentCache.html#af2658778950f519d255820d4353fd159">NoncoherentCache::access</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk, <a class="code" href="classCycles.html">Cycles</a> &amp;lat,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                         <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordtype">bool</span> success = <a class="code" href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">BaseCache::access</a>(pkt, blk, lat, writebacks);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a2875abee78be7cb12a52829cd793213d">isWriteback</a>() || pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a>) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        assert(blk &amp;&amp; blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>());</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="comment">// Writeback and WriteClean can allocate and fill even if the</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="comment">// referenced block was not present or it was invalid. If that</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <span class="comment">// is the case, make sure that the new block is marked as</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="comment">// writable</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">return</span> success;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#ad601e4dfb15ee0a9ad8028d4e32bf3cb">  101</a></span>&#160;<a class="code" href="classNoncoherentCache.html#ad601e4dfb15ee0a9ad8028d4e32bf3cb">NoncoherentCache::doWritebacks</a>(<a class="code" href="classstd_1_1list.html">PacketList</a>&amp; writebacks, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">while</span> (!writebacks.empty()) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> wb_pkt = writebacks.front();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">allocateWriteBuffer</a>(wb_pkt, forward_time);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        writebacks.pop_front();</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a49d7a9d7fb0f6c3b7e7fbecbdbff65f2">  111</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a49d7a9d7fb0f6c3b7e7fbecbdbff65f2">NoncoherentCache::doWritebacksAtomic</a>(<a class="code" href="classstd_1_1list.html">PacketList</a>&amp; writebacks)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">while</span> (!writebacks.empty()) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> wb_pkt = writebacks.front();</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a>(wb_pkt);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        writebacks.pop_front();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keyword">delete</span> wb_pkt;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a2ee5395d878efad5bedc00018eeac246">  122</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a2ee5395d878efad5bedc00018eeac246">NoncoherentCache::handleTimingReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                      <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> forward_time, <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> request_time)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// miss</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> blk_addr = pkt-&gt;<a class="code" href="classPacket.html#ad143614d376622e093aaf4324106bed1">getBlockAddr</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="classMSHR.html">MSHR</a> *mshr = <a class="code" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a>.<a class="code" href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">findMatch</a>(blk_addr, pkt-&gt;<a class="code" href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">isSecure</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">// We can always write to a non coherent cache if the block is</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">// present and therefore if we have reached this point then the</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">// block should not be in the cache.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    assert(mshr || !blk || !blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>());</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">BaseCache::handleTimingReqMiss</a>(pkt, mshr, blk, forward_time, request_time);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a2147699de8d5cdbf2a7654b4f8747919">  138</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a2147699de8d5cdbf2a7654b4f8747919">NoncoherentCache::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>(), <span class="stringliteral">&quot;Should not see packets where cache &quot;</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;             <span class="stringliteral">&quot;is responding&quot;</span>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()),</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;             <span class="stringliteral">&quot;Should only see read and writes at non-coherent cache\n&quot;</span>);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">BaseCache::recvTimingReq</a>(pkt);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<a class="code" href="classPacket.html">PacketPtr</a></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a054af56c4904dcb7c2a93e483e9ad1fb">  150</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a054af56c4904dcb7c2a93e483e9ad1fb">NoncoherentCache::createMissPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> cpu_pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                   <span class="keywordtype">bool</span> needs_writable,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                   <span class="keywordtype">bool</span> is_whole_line_write)<span class="keyword"> const</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">// We also fill for writebacks from the coherent caches above us,</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">// and they do not need responses</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    assert(cpu_pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>());</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// A miss can happen only due to missing block</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    assert(!blk || !blk-&gt;<a class="code" href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">isValid</a>());</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = <span class="keyword">new</span> <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(cpu_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>, <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// the packet should be block aligned</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    assert(pkt-&gt;getAddr() == pkt-&gt;getBlockAddr(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    pkt-&gt;allocate();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;%s created %s from %s\n&quot;</span>, __func__, pkt-&gt;print(),</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            cpu_pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">return</span> pkt;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<a class="code" href="classCycles.html">Cycles</a></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a8eec8d694a60a6b956984b2b55d4b5ed">  174</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a8eec8d694a60a6b956984b2b55d4b5ed">NoncoherentCache::handleAtomicReqMiss</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="classCacheBlk.html">CacheBlk</a> *&amp;blk,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                      <a class="code" href="classstd_1_1list.html">PacketList</a> &amp;writebacks)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> bus_pkt = <a class="code" href="classNoncoherentCache.html#a054af56c4904dcb7c2a93e483e9ad1fb">createMissPacket</a>(pkt, blk, <span class="keyword">true</span>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                         pkt-&gt;<a class="code" href="classPacket.html#aea2db9fe64102760c36d61a948dc6414">isWholeLineWrite</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Sending an atomic %s\n&quot;</span>, bus_pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> latency = <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(<a class="code" href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">memSidePort</a>.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a>(bus_pkt));</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    assert(bus_pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// At the moment the only supported downstream requests we issue</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// are ReadReq and therefore here we should only see the</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// corresponding responses</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    assert(bus_pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>());</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> != <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3">MemCmd::UpgradeResp</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    assert(!bus_pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    assert(!bus_pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>());</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// We are now dealing with the response handling</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Receive response: %s\n&quot;</span>, bus_pkt-&gt;<a class="code" href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">print</a>());</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span> (!bus_pkt-&gt;<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>()) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="comment">// Any reponse that does not have an error should be filling,</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="comment">// afterall it is a read response</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classCache.html">Cache</a>, <span class="stringliteral">&quot;Block for addr %#llx being updated in Cache\n&quot;</span>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                bus_pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        blk = <a class="code" href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">handleFill</a>(bus_pkt, blk, writebacks, <a class="code" href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">allocOnFill</a>(bus_pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a>));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        assert(blk);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="classNoncoherentCache.html#a38bbee0232416036a87a8fed603fdc50">satisfyRequest</a>(pkt, blk);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">maintainClusivity</a>(<span class="keyword">true</span>, blk);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// Use the separate bus_pkt to generate response to pkt and</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// then delete it.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (!pkt-&gt;<a class="code" href="classPacket.html#a2875abee78be7cb12a52829cd793213d">isWriteback</a>() &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> != <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a>) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">needsResponse</a>());</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#a79f71e6885712d4951e70eaba2e364cb">makeAtomicResponse</a>();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keywordflow">if</span> (bus_pkt-&gt;<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>()) {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a8aa8840024624ac34bf619b87de8976e">copyError</a>(bus_pkt);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keyword">delete</span> bus_pkt;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> latency;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;}</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#adb787d2df0c17da008f99aa9927ac67a">  223</a></span>&#160;<a class="code" href="classNoncoherentCache.html#adb787d2df0c17da008f99aa9927ac67a">NoncoherentCache::recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(pkt-&gt;<a class="code" href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">cacheResponding</a>(), <span class="stringliteral">&quot;Should not see packets where cache &quot;</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;             <span class="stringliteral">&quot;is responding&quot;</span>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()),</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;             <span class="stringliteral">&quot;Should only see read and writes at non-coherent cache\n&quot;</span>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">BaseCache::recvAtomic</a>(pkt);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#aca5ae6208bddcd02e893717740776493">  236</a></span>&#160;<a class="code" href="classNoncoherentCache.html#aca5ae6208bddcd02e893717740776493">NoncoherentCache::functionalAccess</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">bool</span> from_cpu_side)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!from_cpu_side, <span class="stringliteral">&quot;Non-coherent cache received functional snoop&quot;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;             <span class="stringliteral">&quot; request\n&quot;</span>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">BaseCache::functionalAccess</a>(pkt, from_cpu_side);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a53b8b962959b514cb883a74a061dbe9a">  245</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a53b8b962959b514cb883a74a061dbe9a">NoncoherentCache::serviceMSHRTargets</a>(<a class="code" href="classMSHR.html">MSHR</a> *mshr, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                     <a class="code" href="classCacheBlk.html">CacheBlk</a> *blk)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">// First offset for critical word first calculations</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> initial_offset = mshr-&gt;<a class="code" href="classMSHR.html#a7725b678533e1358d32a6f282ac7d0e9">getTarget</a>()-&gt;<a class="code" href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">pkt</a>-&gt;<a class="code" href="classPacket.html#ae868effb4ada6beba486666a63304ec7">getOffset</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="classMSHR_1_1TargetList.html">MSHR::TargetList</a> targets = mshr-&gt;<a class="code" href="classMSHR.html#a439d5d0519b4699dec76b54633574615">extractServiceableTargets</a>(pkt);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;target: targets) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="classPacket.html">Packet</a> *tgt_pkt = target.pkt;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">switch</span> (target.source) {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="classMSHR_1_1Target.html#adde25e0288f3299c4cd122da9dc0a988a7056e064189894128f4ecb9eb90f4bdd">MSHR::Target::FromCPU</a>:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <span class="comment">// handle deferred requests comming from a cache or core</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <span class="comment">// above</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> completion_time;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <span class="comment">// Here we charge on completion_time the delay of the xbar if the</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            <span class="comment">// packet comes from it, charged on headerDelay.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            completion_time = pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            <a class="code" href="classNoncoherentCache.html#a38bbee0232416036a87a8fed603fdc50">satisfyRequest</a>(tgt_pkt, blk);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            <span class="comment">// How many bytes past the first request is this one</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            <span class="keywordtype">int</span> transfer_offset;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            transfer_offset = tgt_pkt-&gt;<a class="code" href="classPacket.html#ae868effb4ada6beba486666a63304ec7">getOffset</a>(<a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>) - initial_offset;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <span class="keywordflow">if</span> (transfer_offset &lt; 0) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                transfer_offset += <a class="code" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <span class="comment">// If not critical word (offset) return payloadDelay.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <span class="comment">// responseLatency is the latency of the return path</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;            <span class="comment">// from lower level caches/memory to an upper level cache or</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            <span class="comment">// the core.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            completion_time += <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">responseLatency</a>) +</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                (transfer_offset ? pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> : 0);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            assert(tgt_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId() &lt; <a class="code" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a>-&gt;<a class="code" href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">maxMasters</a>());</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <a class="code" href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">stats</a>.<a class="code" href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">cmdStats</a>(tgt_pkt).<a class="code" href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">missLatency</a>[tgt_pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;masterId()] +=</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                completion_time - target.recvTime;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            tgt_pkt-&gt;<a class="code" href="classPacket.html#ad570f51a677a215d45a1d04b00cbb8f6">makeTimingResponse</a>();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>())</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                tgt_pkt-&gt;<a class="code" href="classPacket.html#a8aa8840024624ac34bf619b87de8976e">copyError</a>(pkt);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <span class="comment">// Reset the bus additional time as it is now accounted for</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            tgt_pkt-&gt;<a class="code" href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">headerDelay</a> = tgt_pkt-&gt;<a class="code" href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">payloadDelay</a> = 0;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <a class="code" href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">cpuSidePort</a>.<a class="code" href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">schedTimingResp</a>(tgt_pkt, completion_time);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="classMSHR_1_1Target.html#adde25e0288f3299c4cd122da9dc0a988a0015c74555cfde4cd157742383de8619">MSHR::Target::FromPrefetcher</a>:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <span class="comment">// handle deferred requests comming from a prefetcher</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <span class="comment">// attached to this cache</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            assert(tgt_pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> == <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a3c5ba8313aef1c339b8836a9ad01a67f">MemCmd::HardPFReq</a>);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            <span class="keywordflow">if</span> (blk)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                blk-&gt;<a class="code" href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">status</a> |= <a class="code" href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1aa64aeb976bf10b41a7c383f0035f753b">BlkHWPrefetched</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            <span class="comment">// We have filled the block and the prefetcher does not</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            <span class="comment">// require responses.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keyword">delete</span> tgt_pkt;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            <span class="comment">// we should never see FromSnoop Targets as this is a</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;            <span class="comment">// non-coherent cache</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Illegal target-&gt;source enum %d\n&quot;</span>, target.source);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// Reponses are filling and bring in writable blocks, therefore</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">// there should be no deferred targets and all the non-deferred</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// targets are now serviced.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    assert(mshr-&gt;<a class="code" href="classMSHR.html#aa1f81da9420760d3ed245ea86d68853b">getNumTargets</a>() == 0);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#aa9ff21819bd147103c20c75ee70e8989">  320</a></span>&#160;<a class="code" href="classNoncoherentCache.html#aa9ff21819bd147103c20c75ee70e8989">NoncoherentCache::recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">isResponse</a>());</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// At the moment the only supported downstream requests we issue</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// are ReadReq and therefore here we should only see the</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// corresponding responses</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">isRead</a>());</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    assert(pkt-&gt;<a class="code" href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">cmd</a> != <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3">MemCmd::UpgradeResp</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    assert(!pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>());</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="comment">// This cache is non-coherent and any memories below are</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// non-coherent too (non-coherent caches or the main memory),</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// therefore the fetched block can be marked as writable.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    assert(!pkt-&gt;<a class="code" href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">hasSharers</a>());</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classBaseCache.html#ab5bcd5e38bcedee9ddf234aebd4f1188">BaseCache::recvTimingResp</a>(pkt);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<a class="code" href="classPacket.html">PacketPtr</a></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classNoncoherentCache.html#a1695dfc92ea58e81421af550746ebd44">  338</a></span>&#160;<a class="code" href="classNoncoherentCache.html#a1695dfc92ea58e81421af550746ebd44">NoncoherentCache::evictBlock</a>(<a class="code" href="classCacheBlk.html">CacheBlk</a> *blk)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">// A dirty block is always written back.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// A clean block can we written back, if we turned on writebacks</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// for clean blocks. This could be useful if there is a cache</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">// below and we want to make sure the block is cached but if the</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// memory below is the main memory WritebackCleans are</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">// unnecessary.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">// If we clean writebacks are not enabled, we do not take any</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="comment">// further action for evictions of clean blocks (i.e., CleanEvicts</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// are unnecessary).</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> pkt = (blk-&gt;<a class="code" href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">isDirty</a>() || <a class="code" href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">writebackClean</a>) ?</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <a class="code" href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3">writebackBlk</a>(blk) : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <a class="code" href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">invalidateBlock</a>(blk);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">return</span> pkt;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<a class="code" href="classNoncoherentCache.html">NoncoherentCache</a>*</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;NoncoherentCacheParams::create()</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    assert(<a class="code" href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">tags</a>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    assert(replacement_policy);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classNoncoherentCache.html#abf131da9ebeeda6854b53dc7c96a77fd">NoncoherentCache</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="ttc" id="mshr_8hh_html"><div class="ttname"><a href="mshr_8hh.html">mshr.hh</a></div><div class="ttdoc">Miss Status and Handling Register (MSHR) declaration. </div></div>
<div class="ttc" id="classBaseCache_html_a999198287ea681d5adada8ebc6a3ea32"><div class="ttname"><a href="classBaseCache.html#a999198287ea681d5adada8ebc6a3ea32">BaseCache::access</a></div><div class="ttdeci">virtual bool access(PacketPtr pkt, CacheBlk *&amp;blk, Cycles &amp;lat, PacketList &amp;writebacks)</div><div class="ttdoc">Does all the processing necessary to perform the provided request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01023">base.cc:1023</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a2ee5395d878efad5bedc00018eeac246"><div class="ttname"><a href="classNoncoherentCache.html#a2ee5395d878efad5bedc00018eeac246">NoncoherentCache::handleTimingReqMiss</a></div><div class="ttdeci">void handleTimingReqMiss(PacketPtr pkt, CacheBlk *blk, Tick forward_time, Tick request_time) override</div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00122">noncoherent_cache.cc:122</a></div></div>
<div class="ttc" id="classBaseCache_html_a0f6705017c338598ad16ffd1c6b82dc3"><div class="ttname"><a href="classBaseCache.html#a0f6705017c338598ad16ffd1c6b82dc3">BaseCache::writebackBlk</a></div><div class="ttdeci">PacketPtr writebackBlk(CacheBlk *blk)</div><div class="ttdoc">Create a writeback request for the given block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01511">base.cc:1511</a></div></div>
<div class="ttc" id="classCacheBlk_html_a526bdbffcb803e008c0fa2927a156af3"><div class="ttname"><a href="classCacheBlk.html#a526bdbffcb803e008c0fa2927a156af3">CacheBlk::status</a></div><div class="ttdeci">State status</div><div class="ttdoc">The current status of this block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00108">cache_blk.hh:108</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheCmdStats_html_a76b85b7abca226874fde3444d20ad9eb"><div class="ttname"><a href="structBaseCache_1_1CacheCmdStats.html#a76b85b7abca226874fde3444d20ad9eb">BaseCache::CacheCmdStats::missLatency</a></div><div class="ttdeci">Stats::Vector missLatency</div><div class="ttdoc">Total number of cycles per thread/command spent waiting for a miss. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00939">base.hh:939</a></div></div>
<div class="ttc" id="classCacheBlk_html_a59fd1ee46420030627e34230a9c4504e"><div class="ttname"><a href="classCacheBlk.html#a59fd1ee46420030627e34230a9c4504e">CacheBlk::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Checks that a block is valid. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00206">cache_blk.hh:206</a></div></div>
<div class="ttc" id="classBaseCache_html_adc5c4029baa85c15c36c7242e25b5807"><div class="ttname"><a href="classBaseCache.html#adc5c4029baa85c15c36c7242e25b5807">BaseCache::cpuSidePort</a></div><div class="ttdeci">CpuSidePort cpuSidePort</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00312">base.hh:312</a></div></div>
<div class="ttc" id="classPacket_html_ad570f51a677a215d45a1d04b00cbb8f6"><div class="ttname"><a href="classPacket.html#ad570f51a677a215d45a1d04b00cbb8f6">Packet::makeTimingResponse</a></div><div class="ttdeci">void makeTimingResponse()</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00955">packet.hh:955</a></div></div>
<div class="ttc" id="classMSHR_html_aa1f81da9420760d3ed245ea86d68853b"><div class="ttname"><a href="classMSHR.html#aa1f81da9420760d3ed245ea86d68853b">MSHR::getNumTargets</a></div><div class="ttdeci">int getNumTargets() const</div><div class="ttdoc">Returns the current number of allocated targets. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00456">mshr.hh:456</a></div></div>
<div class="ttc" id="classMSHR_1_1Target_html_adde25e0288f3299c4cd122da9dc0a988a7056e064189894128f4ecb9eb90f4bdd"><div class="ttname"><a href="classMSHR_1_1Target.html#adde25e0288f3299c4cd122da9dc0a988a7056e064189894128f4ecb9eb90f4bdd">MSHR::Target::FromCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00131">mshr.hh:131</a></div></div>
<div class="ttc" id="classBaseCache_html_abfde4b7031bd01341cdc9919731487a2"><div class="ttname"><a href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">BaseCache::system</a></div><div class="ttdeci">System * system</div><div class="ttdoc">System we are currently operating in. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00913">base.hh:913</a></div></div>
<div class="ttc" id="classPacket_html_a14141460ec6de11c61eb6dc2ab5eda8f"><div class="ttname"><a href="classPacket.html#a14141460ec6de11c61eb6dc2ab5eda8f">Packet::cacheResponding</a></div><div class="ttdeci">bool cacheResponding() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00591">packet.hh:591</a></div></div>
<div class="ttc" id="classBaseCache_html_a21834cba4bc4554ec53f09e54adb41dc"><div class="ttname"><a href="classBaseCache.html#a21834cba4bc4554ec53f09e54adb41dc">BaseCache::handleTimingReqMiss</a></div><div class="ttdeci">virtual void handleTimingReqMiss(PacketPtr pkt, CacheBlk *blk, Tick forward_time, Tick request_time)=0</div></div>
<div class="ttc" id="classBaseCache_html_afdc3e094b5fea76a080f1d6673236285"><div class="ttname"><a href="classBaseCache.html#afdc3e094b5fea76a080f1d6673236285">BaseCache::stats</a></div><div class="ttdeci">BaseCache::CacheStats stats</div></div>
<div class="ttc" id="classBaseCache_html_a19ba33e4cabf4363fcea7eceb3bfa685"><div class="ttname"><a href="classBaseCache.html#a19ba33e4cabf4363fcea7eceb3bfa685">BaseCache::invalidateBlock</a></div><div class="ttdeci">void invalidateBlock(CacheBlk *blk)</div><div class="ttdoc">Invalidate a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01490">base.cc:1490</a></div></div>
<div class="ttc" id="classNoncoherentCache_html"><div class="ttname"><a href="classNoncoherentCache.html">NoncoherentCache</a></div><div class="ttdoc">A non-coherent cache. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8hh_source.html#l00071">noncoherent_cache.hh:71</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_ad601e4dfb15ee0a9ad8028d4e32bf3cb"><div class="ttname"><a href="classNoncoherentCache.html#ad601e4dfb15ee0a9ad8028d4e32bf3cb">NoncoherentCache::doWritebacks</a></div><div class="ttdeci">void doWritebacks(PacketList &amp;writebacks, Tick forward_time) override</div><div class="ttdoc">Insert writebacks into the write buffer. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00101">noncoherent_cache.cc:101</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a49d7a9d7fb0f6c3b7e7fbecbdbff65f2"><div class="ttname"><a href="classNoncoherentCache.html#a49d7a9d7fb0f6c3b7e7fbecbdbff65f2">NoncoherentCache::doWritebacksAtomic</a></div><div class="ttdeci">void doWritebacksAtomic(PacketList &amp;writebacks) override</div><div class="ttdoc">Send writebacks down the memory hierarchy in atomic mode. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00111">noncoherent_cache.cc:111</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="classPacket_html_ad9975fd49c410e40ac9b6c5ebc872caa"><div class="ttname"><a href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">Packet::isInvalidate</a></div><div class="ttdeci">bool isInvalidate() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00543">packet.hh:543</a></div></div>
<div class="ttc" id="classPacket_html_a1c89f5514a473f96561758b00c4a5e00"><div class="ttname"><a href="classPacket.html#a1c89f5514a473f96561758b00c4a5e00">Packet::isRead</a></div><div class="ttdeci">bool isRead() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00528">packet.hh:528</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a8eec8d694a60a6b956984b2b55d4b5ed"><div class="ttname"><a href="classNoncoherentCache.html#a8eec8d694a60a6b956984b2b55d4b5ed">NoncoherentCache::handleAtomicReqMiss</a></div><div class="ttdeci">Cycles handleAtomicReqMiss(PacketPtr pkt, CacheBlk *&amp;blk, PacketList &amp;writebacks) override</div><div class="ttdoc">Handle a request in atomic mode that missed in this cache. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00174">noncoherent_cache.cc:174</a></div></div>
<div class="ttc" id="classBaseCache_html_a52ad63e475e9f8bf6c4743ecc04da5c8"><div class="ttname"><a href="classBaseCache.html#a52ad63e475e9f8bf6c4743ecc04da5c8">BaseCache::memSidePort</a></div><div class="ttdeci">MemSidePort memSidePort</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00313">base.hh:313</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="cache__blk_8hh_html_a5da1d0bc50f2053ecee729f644c5c1f1aa64aeb976bf10b41a7c383f0035f753b"><div class="ttname"><a href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1aa64aeb976bf10b41a7c383f0035f753b">BlkHWPrefetched</a></div><div class="ttdoc">block was a hardware prefetch yet unaccessed </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00076">cache_blk.hh:76</a></div></div>
<div class="ttc" id="structBaseCache_1_1CacheStats_html_a41b96ff6b543cf94f3137a0566ca10dd"><div class="ttname"><a href="structBaseCache_1_1CacheStats.html#a41b96ff6b543cf94f3137a0566ca10dd">BaseCache::CacheStats::cmdStats</a></div><div class="ttdeci">CacheCmdStats &amp; cmdStats(const PacketPtr p)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00970">base.hh:970</a></div></div>
<div class="ttc" id="classPacket_html_ad143614d376622e093aaf4324106bed1"><div class="ttname"><a href="classPacket.html#ad143614d376622e093aaf4324106bed1">Packet::getBlockAddr</a></div><div class="ttdeci">Addr getBlockAddr(unsigned int blk_size) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00750">packet.hh:750</a></div></div>
<div class="ttc" id="classPacket_html_ae348c208f0ffb3cf22f1f65a19c13c4f"><div class="ttname"><a href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">Packet::req</a></div><div class="ttdeci">RequestPtr req</div><div class="ttdoc">A pointer to the original request. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00327">packet.hh:327</a></div></div>
<div class="ttc" id="classBaseCache_html_a90460436425bc171f6aa478c50cabe04"><div class="ttname"><a href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">BaseCache::responseLatency</a></div><div class="ttdeci">const Cycles responseLatency</div><div class="ttdoc">The latency of sending reponse to its upper level cache/core on a linefill. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00860">base.hh:860</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a3c5ba8313aef1c339b8836a9ad01a67f"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a3c5ba8313aef1c339b8836a9ad01a67f">MemCmd::HardPFReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00098">packet.hh:98</a></div></div>
<div class="ttc" id="classBaseCache_html_a6fef050591b3c4e9a418f6141ab94b06"><div class="ttname"><a href="classBaseCache.html#a6fef050591b3c4e9a418f6141ab94b06">BaseCache::recvTimingReq</a></div><div class="ttdeci">virtual void recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00337">base.cc:337</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_aa9ff21819bd147103c20c75ee70e8989"><div class="ttname"><a href="classNoncoherentCache.html#aa9ff21819bd147103c20c75ee70e8989">NoncoherentCache::recvTimingResp</a></div><div class="ttdeci">void recvTimingResp(PacketPtr pkt) override</div><div class="ttdoc">Handles a response (cache line fill/write ack) from the bus. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00320">noncoherent_cache.cc:320</a></div></div>
<div class="ttc" id="classCache_html"><div class="ttname"><a href="classCache.html">Cache</a></div><div class="ttdoc">A coherent cache that can be arranged in flexible topologies. </div><div class="ttdef"><b>Definition:</b> <a href="cache_8hh_source.html#l00069">cache.hh:69</a></div></div>
<div class="ttc" id="classBaseCache_html_a66e6a1d30ed498335b4e115e3806b021"><div class="ttname"><a href="classBaseCache.html#a66e6a1d30ed498335b4e115e3806b021">BaseCache::recvAtomic</a></div><div class="ttdeci">virtual Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classCacheBlk_html"><div class="ttname"><a href="classCacheBlk.html">CacheBlk</a></div><div class="ttdoc">A Basic Cache block. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00087">cache_blk.hh:87</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_aca5ae6208bddcd02e893717740776493"><div class="ttname"><a href="classNoncoherentCache.html#aca5ae6208bddcd02e893717740776493">NoncoherentCache::functionalAccess</a></div><div class="ttdeci">void functionalAccess(PacketPtr pkt, bool from_cpu_side) override</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00236">noncoherent_cache.cc:236</a></div></div>
<div class="ttc" id="classPacket_html_abb255770a0a1278960af6ffa1e0ceb64"><div class="ttname"><a href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">Packet::needsResponse</a></div><div class="ttdeci">bool needsResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00542">packet.hh:542</a></div></div>
<div class="ttc" id="classPacket_html_ae035c719eee7a7713ab831a11e9e7406"><div class="ttname"><a href="classPacket.html#ae035c719eee7a7713ab831a11e9e7406">Packet::headerDelay</a></div><div class="ttdeci">uint32_t headerDelay</div><div class="ttdoc">The extra delay from seeing the packet until the header is transmitted. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00366">packet.hh:366</a></div></div>
<div class="ttc" id="classPacket_html_a58f5ba118cd03b6948424973cfe46154"><div class="ttname"><a href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">Packet::isError</a></div><div class="ttdeci">bool isError() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00555">packet.hh:555</a></div></div>
<div class="ttc" id="classPacket_html_ae868effb4ada6beba486666a63304ec7"><div class="ttname"><a href="classPacket.html#ae868effb4ada6beba486666a63304ec7">Packet::getOffset</a></div><div class="ttdeci">Addr getOffset(unsigned int blk_size) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00745">packet.hh:745</a></div></div>
<div class="ttc" id="classQueuedSlavePort_html_a99f59dcf30fb949b9c2ff72928e23a97"><div class="ttname"><a href="classQueuedSlavePort.html#a99f59dcf30fb949b9c2ff72928e23a97">QueuedSlavePort::schedTimingResp</a></div><div class="ttdeci">void schedTimingResp(PacketPtr pkt, Tick when)</div><div class="ttdoc">Schedule the sending of a timing response. </div><div class="ttdef"><b>Definition:</b> <a href="qport_8hh_source.html#l00092">qport.hh:92</a></div></div>
<div class="ttc" id="classPacket_html_a79f71e6885712d4951e70eaba2e364cb"><div class="ttname"><a href="classPacket.html#a79f71e6885712d4951e70eaba2e364cb">Packet::makeAtomicResponse</a></div><div class="ttdeci">void makeAtomicResponse()</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00949">packet.hh:949</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classPacket_html_ae116431868d1c7f6b0dd127bbb7faeab"><div class="ttname"><a href="classPacket.html#ae116431868d1c7f6b0dd127bbb7faeab">Packet::isResponse</a></div><div class="ttdeci">bool isResponse() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00532">packet.hh:532</a></div></div>
<div class="ttc" id="classMSHR_html"><div class="ttname"><a href="classMSHR.html">MSHR</a></div><div class="ttdoc">Miss Status and handling Register. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00072">mshr.hh:72</a></div></div>
<div class="ttc" id="classBaseCache_html_ab5bcd5e38bcedee9ddf234aebd4f1188"><div class="ttname"><a href="classBaseCache.html#ab5bcd5e38bcedee9ddf234aebd4f1188">BaseCache::recvTimingResp</a></div><div class="ttdeci">virtual void recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">Handles a response (cache line fill/write ack) from the bus. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00405">base.cc:405</a></div></div>
<div class="ttc" id="classMSHR_html_a7725b678533e1358d32a6f282ac7d0e9"><div class="ttname"><a href="classMSHR.html#a7725b678533e1358d32a6f282ac7d0e9">MSHR::getTarget</a></div><div class="ttdeci">QueueEntry::Target * getTarget() override</div><div class="ttdoc">Returns a reference to the first target. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00483">mshr.hh:483</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_adb787d2df0c17da008f99aa9927ac67a"><div class="ttname"><a href="classNoncoherentCache.html#adb787d2df0c17da008f99aa9927ac67a">NoncoherentCache::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt) override</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00223">noncoherent_cache.cc:223</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="classBaseCache_html_a127842094ea1e2a25d3d77515ac8fb8c"><div class="ttname"><a href="classBaseCache.html#a127842094ea1e2a25d3d77515ac8fb8c">BaseCache::allocateWriteBuffer</a></div><div class="ttdeci">void allocateWriteBuffer(PacketPtr pkt, Tick time)</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l01107">base.hh:1107</a></div></div>
<div class="ttc" id="classBaseCache_html"><div class="ttname"><a href="classBaseCache.html">BaseCache</a></div><div class="ttdoc">A basic cache interface. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00093">base.hh:93</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_abf131da9ebeeda6854b53dc7c96a77fd"><div class="ttname"><a href="classNoncoherentCache.html#abf131da9ebeeda6854b53dc7c96a77fd">NoncoherentCache::NoncoherentCache</a></div><div class="ttdeci">NoncoherentCache(const NoncoherentCacheParams *p)</div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00067">noncoherent_cache.cc:67</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list</a></div><div class="ttdoc">STL list class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00054">stl.hh:54</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPacket_html_a672f63108880c72376276d9ed01b3fc3"><div class="ttname"><a href="classPacket.html#a672f63108880c72376276d9ed01b3fc3">Packet::payloadDelay</a></div><div class="ttdeci">uint32_t payloadDelay</div><div class="ttdoc">The extra pipelining delay from seeing the packet until the end of payload is transmitted by the comp...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00384">packet.hh:384</a></div></div>
<div class="ttc" id="classBaseCache_html_a22f96dd31e7b45875dadc09783afe325"><div class="ttname"><a href="classBaseCache.html#a22f96dd31e7b45875dadc09783afe325">BaseCache::handleFill</a></div><div class="ttdeci">CacheBlk * handleFill(PacketPtr pkt, CacheBlk *blk, PacketList &amp;writebacks, bool allocate)</div><div class="ttdoc">Handle a fill operation caused by a received packet. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01299">base.cc:1299</a></div></div>
<div class="ttc" id="classBaseCache_html_a2bc94d2599be5ffddfdfeb84511089fa"><div class="ttname"><a href="classBaseCache.html#a2bc94d2599be5ffddfdfeb84511089fa">BaseCache::writebackClean</a></div><div class="ttdeci">const bool writebackClean</div><div class="ttdoc">Determine if clean lines should be written back or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00630">base.hh:630</a></div></div>
<div class="ttc" id="classBaseCache_html_ac977421e6358b9b7ec2f17bb5a537f26"><div class="ttname"><a href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">BaseCache::blkSize</a></div><div class="ttdeci">const unsigned blkSize</div><div class="ttdoc">Block size of this cache. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00831">base.hh:831</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classQueue_html_a724d62f321546f0efe7a3e62a5579ee1"><div class="ttname"><a href="classQueue.html#a724d62f321546f0efe7a3e62a5579ee1">Queue::findMatch</a></div><div class="ttdeci">Entry * findMatch(Addr blk_addr, bool is_secure, bool ignore_uncacheable=true) const</div><div class="ttdoc">Find the first entry that matches the provided address. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00166">queue.hh:166</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a313686d10ce407058a35bddec45c211f"><div class="ttname"><a href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">X86ISA::system</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; system</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00999">misc.hh:999</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a26697e94c797b12bbfa4bca93b01a3d3">MemCmd::UpgradeResp</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00104">packet.hh:104</a></div></div>
<div class="ttc" id="classSystem_html_a3bc92c6265d68a68a8e200fff429ded8"><div class="ttname"><a href="classSystem.html#a3bc92c6265d68a68a8e200fff429ded8">System::maxMasters</a></div><div class="ttdeci">MasterID maxMasters()</div><div class="ttdoc">Get the number of masters registered in the system. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00409">system.hh:409</a></div></div>
<div class="ttc" id="classPacket_html_a85724e95fcdde23c4f33840cfa04bc98"><div class="ttname"><a href="classPacket.html#a85724e95fcdde23c4f33840cfa04bc98">Packet::hasSharers</a></div><div class="ttdeci">bool hasSharers() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00618">packet.hh:618</a></div></div>
<div class="ttc" id="cache__blk_8hh_html_a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358"><div class="ttname"><a href="cache__blk_8hh.html#a5da1d0bc50f2053ecee729f644c5c1f1a202d95c1090db0082a7a954856ad5358">BlkWritable</a></div><div class="ttdoc">write permission </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00070">cache_blk.hh:70</a></div></div>
<div class="ttc" id="cache__blk_8hh_html"><div class="ttname"><a href="cache__blk_8hh.html">cache_blk.hh</a></div><div class="ttdoc">Definitions of a simple cache block class. </div></div>
<div class="ttc" id="classBaseCache_html_a7bdccc0027724833e335c521dd15b451"><div class="ttname"><a href="classBaseCache.html#a7bdccc0027724833e335c521dd15b451">BaseCache::satisfyRequest</a></div><div class="ttdeci">virtual void satisfyRequest(PacketPtr pkt, CacheBlk *blk, bool deferred_response=false, bool pending_downgrade=false)</div><div class="ttdoc">Perform any necessary updates to the block and perform any data exchange between the packet and the b...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00897">base.cc:897</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a2147699de8d5cdbf2a7654b4f8747919"><div class="ttname"><a href="classNoncoherentCache.html#a2147699de8d5cdbf2a7654b4f8747919">NoncoherentCache::recvTimingReq</a></div><div class="ttdeci">void recvTimingReq(PacketPtr pkt) override</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00138">noncoherent_cache.cc:138</a></div></div>
<div class="ttc" id="classBaseCache_html_a31c0f109a68ddc0159af380daab29313"><div class="ttname"><a href="classBaseCache.html#a31c0f109a68ddc0159af380daab29313">BaseCache::allocOnFill</a></div><div class="ttdeci">bool allocOnFill(MemCmd cmd) const</div><div class="ttdoc">Determine whether we should allocate on a fill or not. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00408">base.hh:408</a></div></div>
<div class="ttc" id="classClocked_html_a314e8fc6d3ddb73cd546c6c47248b120"><div class="ttname"><a href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">Clocked::ticksToCycles</a></div><div class="ttdeci">Cycles ticksToCycles(Tick t) const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00225">clocked_object.hh:225</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a1695dfc92ea58e81421af550746ebd44"><div class="ttname"><a href="classNoncoherentCache.html#a1695dfc92ea58e81421af550746ebd44">NoncoherentCache::evictBlock</a></div><div class="ttdeci">M5_NODISCARD PacketPtr evictBlock(CacheBlk *blk) override</div><div class="ttdoc">Evict a cache block. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00338">noncoherent_cache.cc:338</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00087">packet.hh:87</a></div></div>
<div class="ttc" id="classPacket_html_a7a19b40cc01e43c41bc99fb7fadb89ea"><div class="ttname"><a href="classPacket.html#a7a19b40cc01e43c41bc99fb7fadb89ea">Packet::print</a></div><div class="ttdeci">void print(std::ostream &amp;o, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8cc_source.html#l00376">packet.cc:376</a></div></div>
<div class="ttc" id="classPacket_html_ade61bff6cd470a7ce6376f3c85bdd3ae"><div class="ttname"><a href="classPacket.html#ade61bff6cd470a7ce6376f3c85bdd3ae">Packet::cmd</a></div><div class="ttdeci">MemCmd cmd</div><div class="ttdoc">The command field of the packet. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00322">packet.hh:322</a></div></div>
<div class="ttc" id="classMSHR_html_a439d5d0519b4699dec76b54633574615"><div class="ttname"><a href="classMSHR.html#a439d5d0519b4699dec76b54633574615">MSHR::extractServiceableTargets</a></div><div class="ttdeci">TargetList extractServiceableTargets(PacketPtr pkt)</div><div class="ttdoc">Extracts the subset of the targets that can be serviced given a received response. </div><div class="ttdef"><b>Definition:</b> <a href="mshr_8cc_source.html#l00496">mshr.cc:496</a></div></div>
<div class="ttc" id="classQueueEntry_1_1Target_html_ae06404d0ff367904de893118ee4200f8"><div class="ttname"><a href="classQueueEntry_1_1Target.html#ae06404d0ff367904de893118ee4200f8">QueueEntry::Target::pkt</a></div><div class="ttdeci">const PacketPtr pkt</div><div class="ttdoc">Pending request packet. </div><div class="ttdef"><b>Definition:</b> <a href="queue__entry_8hh_source.html#l00091">queue_entry.hh:91</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a38bbee0232416036a87a8fed603fdc50"><div class="ttname"><a href="classNoncoherentCache.html#a38bbee0232416036a87a8fed603fdc50">NoncoherentCache::satisfyRequest</a></div><div class="ttdeci">void satisfyRequest(PacketPtr pkt, CacheBlk *blk, bool deferred_response=false, bool pending_downgrade=false) override</div><div class="ttdoc">Perform any necessary updates to the block and perform any data exchange between the packet and the b...</div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00073">noncoherent_cache.cc:73</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a53b8b962959b514cb883a74a061dbe9a"><div class="ttname"><a href="classNoncoherentCache.html#a53b8b962959b514cb883a74a061dbe9a">NoncoherentCache::serviceMSHRTargets</a></div><div class="ttdeci">void serviceMSHRTargets(MSHR *mshr, const PacketPtr pkt, CacheBlk *blk) override</div><div class="ttdoc">Service non-deferred MSHR targets using the received response. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00245">noncoherent_cache.cc:245</a></div></div>
<div class="ttc" id="classPacket_html_aca85c7ecfa5461f6804ad4dbaec28b29"><div class="ttname"><a href="classPacket.html#aca85c7ecfa5461f6804ad4dbaec28b29">Packet::isSecure</a></div><div class="ttdeci">bool isSecure() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00755">packet.hh:755</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_a054af56c4904dcb7c2a93e483e9ad1fb"><div class="ttname"><a href="classNoncoherentCache.html#a054af56c4904dcb7c2a93e483e9ad1fb">NoncoherentCache::createMissPacket</a></div><div class="ttdeci">PacketPtr createMissPacket(PacketPtr cpu_pkt, CacheBlk *blk, bool needs_writable, bool is_whole_line_write) const override</div><div class="ttdoc">Create an appropriate downstream bus request packet. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00150">noncoherent_cache.cc:150</a></div></div>
<div class="ttc" id="classMSHR_1_1Target_html_adde25e0288f3299c4cd122da9dc0a988a0015c74555cfde4cd157742383de8619"><div class="ttname"><a href="classMSHR_1_1Target.html#adde25e0288f3299c4cd122da9dc0a988a0015c74555cfde4cd157742383de8619">MSHR::Target::FromPrefetcher</a></div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00133">mshr.hh:133</a></div></div>
<div class="ttc" id="classPacket_html_a8aa8840024624ac34bf619b87de8976e"><div class="ttname"><a href="classPacket.html#a8aa8840024624ac34bf619b87de8976e">Packet::copyError</a></div><div class="ttdeci">void copyError(Packet *pkt)</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00724">packet.hh:724</a></div></div>
<div class="ttc" id="noncoherent__cache_8hh_html"><div class="ttname"><a href="noncoherent__cache_8hh.html">noncoherent_cache.hh</a></div><div class="ttdoc">Specifies a non-coherent cache. </div></div>
<div class="ttc" id="classPacket_html_aea2db9fe64102760c36d61a948dc6414"><div class="ttname"><a href="classPacket.html#aea2db9fe64102760c36d61a948dc6414">Packet::isWholeLineWrite</a></div><div class="ttdeci">bool isWholeLineWrite(unsigned blk_size)</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00559">packet.hh:559</a></div></div>
<div class="ttc" id="classMasterPort_html_a444096e9902c823aa36ce5b3fa847fe5"><div class="ttname"><a href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">MasterPort::sendAtomic</a></div><div class="ttdeci">Tick sendAtomic(PacketPtr pkt)</div><div class="ttdoc">Send an atomic request packet, where the data is moved and the state is updated in zero time...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00427">port.hh:427</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102ab4e404a2679503dfab0a93913fe7960b">MemCmd::WriteClean</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00094">packet.hh:94</a></div></div>
<div class="ttc" id="classBaseCache_html_a0732ba11ddd0e5ceb902f912e0c05ebf"><div class="ttname"><a href="classBaseCache.html#a0732ba11ddd0e5ceb902f912e0c05ebf">BaseCache::tags</a></div><div class="ttdeci">BaseTags * tags</div><div class="ttdoc">Tag and data Storage. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00324">base.hh:324</a></div></div>
<div class="ttc" id="classPacket_html_a2875abee78be7cb12a52829cd793213d"><div class="ttname"><a href="classPacket.html#a2875abee78be7cb12a52829cd793213d">Packet::isWriteback</a></div><div class="ttdeci">bool isWriteback() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00547">packet.hh:547</a></div></div>
<div class="ttc" id="classNoncoherentCache_html_af2658778950f519d255820d4353fd159"><div class="ttname"><a href="classNoncoherentCache.html#af2658778950f519d255820d4353fd159">NoncoherentCache::access</a></div><div class="ttdeci">bool access(PacketPtr pkt, CacheBlk *&amp;blk, Cycles &amp;lat, PacketList &amp;writebacks) override</div><div class="ttdoc">Does all the processing necessary to perform the provided request. </div><div class="ttdef"><b>Definition:</b> <a href="noncoherent__cache_8cc_source.html#l00083">noncoherent_cache.cc:83</a></div></div>
<div class="ttc" id="classBaseCache_html_a54f1ca1a176209a5678aac8c457ff0ee"><div class="ttname"><a href="classBaseCache.html#a54f1ca1a176209a5678aac8c457ff0ee">BaseCache::functionalAccess</a></div><div class="ttdeci">virtual void functionalAccess(PacketPtr pkt, bool from_cpu_side)</div><div class="ttdoc">Performs the access specified by the request. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l00623">base.cc:623</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
<div class="ttc" id="classMSHR_1_1TargetList_html"><div class="ttname"><a href="classMSHR_1_1TargetList.html">MSHR::TargetList</a></div><div class="ttdef"><b>Definition:</b> <a href="mshr_8hh_source.html#l00165">mshr.hh:165</a></div></div>
<div class="ttc" id="classBaseCache_html_a81d149b39280e1470e7285677f352bda"><div class="ttname"><a href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">BaseCache::mshrQueue</a></div><div class="ttdeci">MSHRQueue mshrQueue</div><div class="ttdoc">Miss status registers. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8hh_source.html#l00318">base.hh:318</a></div></div>
<div class="ttc" id="classBaseCache_html_a7c5d1d239f35e099b495b7bed919d5eb"><div class="ttname"><a href="classBaseCache.html#a7c5d1d239f35e099b495b7bed919d5eb">BaseCache::maintainClusivity</a></div><div class="ttdeci">void maintainClusivity(bool from_cache, CacheBlk *blk)</div><div class="ttdoc">Maintain the clusivity of this cache by potentially invalidating a block. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2cache_2base_8cc_source.html#l01287">base.cc:1287</a></div></div>
<div class="ttc" id="classCacheBlk_html_ab8455deac3351b77e9462dff68c732e4"><div class="ttname"><a href="classCacheBlk.html#ab8455deac3351b77e9462dff68c732e4">CacheBlk::isDirty</a></div><div class="ttdeci">bool isDirty() const</div><div class="ttdoc">Check to see if a block has been written. </div><div class="ttdef"><b>Definition:</b> <a href="cache__blk_8hh_source.html#l00229">cache_blk.hh:229</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
