

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4'
================================================================
* Date:           Sat Mar  9 22:44:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  81.980 us|  81.980 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_3_VITIS_LOOP_62_4  |     4097|     4097|        18|         16|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 21 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 24 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln60_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln60"   --->   Operation 25 'read' 'sext_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln60_cast = sext i62 %sext_ln60_read"   --->   Operation 26 'sext' 'sext_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [covariance_no_taffo.c:60]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 256" [covariance_no_taffo.c:60]   --->   Operation 35 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%add_ln60 = add i9 %indvar_flatten_load, i9 1" [covariance_no_taffo.c:60]   --->   Operation 36 'add' 'add_ln60' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc28, void %for.body36.lr.ph.preheader.exitStub" [covariance_no_taffo.c:60]   --->   Operation 37 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1_load = load i5 %j_1" [covariance_no_taffo.c:62]   --->   Operation 38 'load' 'j_1_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [covariance_no_taffo.c:60]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln62 = icmp_eq  i5 %j_1_load, i5 16" [covariance_no_taffo.c:62]   --->   Operation 40 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln28 = select i1 %icmp_ln62, i5 0, i5 %j_1_load" [covariance_no_taffo.c:28]   --->   Operation 41 'select' 'select_ln28' <Predicate = (!icmp_ln60)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.09ns)   --->   "%add_ln60_1 = add i5 %i_load, i5 1" [covariance_no_taffo.c:60]   --->   Operation 42 'add' 'add_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.62ns)   --->   "%select_ln28_1 = select i1 %icmp_ln62, i5 %add_ln60_1, i5 %i_load" [covariance_no_taffo.c:28]   --->   Operation 43 'select' 'select_ln28_1' <Predicate = (!icmp_ln60)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %select_ln28_1" [covariance_no_taffo.c:28]   --->   Operation 44 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_2_cast = zext i5 %select_ln28" [covariance_no_taffo.c:28]   --->   Operation 45 'zext' 'j_2_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln64 = add i63 %j_2_cast, i63 %sext_ln60_cast" [covariance_no_taffo.c:64]   --->   Operation 46 'add' 'add_ln64' <Predicate = (!icmp_ln60)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i63 %add_ln64" [covariance_no_taffo.c:64]   --->   Operation 47 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln64_1" [covariance_no_taffo.c:64]   --->   Operation 48 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i5 %select_ln28" [covariance_no_taffo.c:64]   --->   Operation 49 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln28, i4 %trunc_ln64, i2 0" [covariance_no_taffo.c:64]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %shl_ln1" [covariance_no_taffo.c:64]   --->   Operation 51 'zext' 'zext_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.81ns)   --->   "%add_ln64_1 = add i64 %zext_ln64, i64 %data_read" [covariance_no_taffo.c:64]   --->   Operation 52 'add' 'add_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63" [covariance_no_taffo.c:64]   --->   Operation 53 'partselect' 'trunc_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln64_1" [covariance_no_taffo.c:64]   --->   Operation 54 'sext' 'sext_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln64" [covariance_no_taffo.c:64]   --->   Operation 55 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln62 = store i9 %add_ln60, i9 %indvar_flatten" [covariance_no_taffo.c:62]   --->   Operation 56 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln62 = store i5 %select_ln28_1, i5 %i" [covariance_no_taffo.c:62]   --->   Operation 57 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 58 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 58 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 59 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 59 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [7/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 60 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 61 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 61 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 62 [6/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 62 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 63 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 63 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [5/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 64 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 65 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 65 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [4/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 66 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 67 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 67 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 68 [3/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 68 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 69 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [2/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 70 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 71 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [covariance_no_taffo.c:64]   --->   Operation 71 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 72 [1/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 72 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 73 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 73 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 13.1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %gmem_addr_2_read" [covariance_no_taffo.c:64]   --->   Operation 74 'bitcast' 'bitcast_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %gmem_addr_3_read" [covariance_no_taffo.c:64]   --->   Operation 75 'bitcast' 'bitcast_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (13.1ns)   --->   "%sub = fsub i32 %bitcast_ln64_1, i32 %bitcast_ln64" [covariance_no_taffo.c:64]   --->   Operation 76 'fsub' 'sub' <Predicate = (!icmp_ln60)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 77 [1/2] (13.1ns)   --->   "%sub = fsub i32 %bitcast_ln64_1, i32 %bitcast_ln64" [covariance_no_taffo.c:64]   --->   Operation 77 'fsub' 'sub' <Predicate = (!icmp_ln60)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (14.6ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 78 'writereq' 'gmem_addr_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln64_2 = bitcast i32 %sub" [covariance_no_taffo.c:64]   --->   Operation 79 'bitcast' 'bitcast_ln64_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_3, i32 %bitcast_ln64_2, i4 15" [covariance_no_taffo.c:64]   --->   Operation 80 'write' 'write_ln64' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 81 [5/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 81 'writeresp' 'gmem_addr_3_resp' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 82 [4/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 82 'writeresp' 'gmem_addr_3_resp' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 83 [3/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 83 'writeresp' 'gmem_addr_3_resp' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 84 [1/1] (1.09ns)   --->   "%add_ln62 = add i5 %select_ln28, i5 1" [covariance_no_taffo.c:62]   --->   Operation 84 'add' 'add_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.84ns)   --->   "%store_ln62 = store i5 %add_ln62, i5 %j_1" [covariance_no_taffo.c:62]   --->   Operation 85 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.84>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 86 [2/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 86 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_3_VITIS_LOOP_62_4_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [covariance_no_taffo.c:29]   --->   Operation 90 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 91 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc25" [covariance_no_taffo.c:62]   --->   Operation 92 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.54ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', covariance_no_taffo.c:60) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln60_1', covariance_no_taffo.c:60) [29]  (1.1 ns)
	'select' operation ('select_ln28_1', covariance_no_taffo.c:28) [30]  (0.625 ns)
	'add' operation ('add_ln64_1', covariance_no_taffo.c:64) [44]  (1.81 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [38]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [39]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [49]  (14.6 ns)

 <State 11>: 13.1ns
The critical path consists of the following:
	'fsub' operation ('sub', covariance_no_taffo.c:64) [51]  (13.1 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_3_req', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [53]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln64', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [54]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [55]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [55]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [55]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [55]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_3_resp', covariance_no_taffo.c:64) on port 'gmem' (covariance_no_taffo.c:64) [55]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
