                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module FIR_Fliter
FIR_Fliter
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Projects/FIR/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/FIR/std_cells
lappend search_path /home/IC/Projects/FIR/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/FIR/std_cells /home/IC/Projects/FIR/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
#UART_TX Files
read_file -format verilog FIR_Fliter.v
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/FIR/rtl/FIR_Fliter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/FIR/rtl/FIR_Fliter.v
Warning:  /home/IC/Projects/FIR/rtl/FIR_Fliter.v:49: the undeclared symbol 'RST' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/FIR/rtl/FIR_Fliter.v:73: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine FIR_Fliter line 83 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_signal_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 94 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prod_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 102 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_0_reg      | Flip-flop |  132  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 111 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_1_reg      | Flip-flop |  68   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 118 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_2_reg      | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIR_Fliter line 125 in file
		'/home/IC/Projects/FIR/rtl/FIR_Fliter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_3_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/FIR/rtl/FIR_Fliter.db:FIR_Fliter'
Loaded 1 design.
Current design is 'FIR_Fliter'.
FIR_Fliter
read_file -format verilog  mux2X1.v
Loading verilog file '/home/IC/Projects/FIR/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/FIR/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/FIR/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'FIR_Fliter'.
{FIR_Fliter}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'FIR_Fliter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/IC/Projects/FIR/rtl/FIR_Fliter.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Aug  3 03:44:58 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                    19

Cells                                                               1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                2
    Unloaded nets (LINT-2)                                          1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'FIR_Fliter', net 'm_reset' driven by pin 'mux_reset/OUT' has no loads. (LINT-2)
Warning: In design 'FIR_Fliter', net 'RST' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[15]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[14]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[13]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[12]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[11]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[10]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[9]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[8]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[7]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[6]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[5]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[4]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[3]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[2]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[1]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'Signal_Noise[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'FIR_Fliter', input pin 'IN_0' of hierarchical cell 'mux_reset' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
#################################################################################### 
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_NAME CLK
set CLK_PER 100
set CLK_SETUP_SKEW 0.25
set CLK_HOLD_SKEW 0.05
set CLK_LAT 0
set CLK_RISE 0.1
set CLK_FALL 0.1
create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2]" [get_ports CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME]
set_dont_touch_network CLK
#set_dont_touch_network RST
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.3*$CLK_PER]
set out_delay [expr 0.3*$CLK_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK_NAME [get_port Signal_Noise]
#Constrain Scan Input Paths
#Constrain Output Paths
set_output_delay $out_delay -clock $CLK_NAME [get_port Fliter_Signal]
#Constrain Scan Output Paths
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#functional ports
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX6M -pin Y [get_port Signal_Noise]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
#scan ports
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
#functional ports
set_load 0.5  [get_port Fliter_Signal]
#scan ports
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : Case Analysis ####
#########################################################
####################################################################################
####################################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -scan 
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 22 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design FIR_Fliter has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'FIR_Fliter'
Information: The register 'delay_signal_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'delay_signal_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'sum_2_reg[1][0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FIR_Fliter_DW01_add_0'
  Processing 'FIR_Fliter_DW01_add_1'
  Processing 'FIR_Fliter_DW01_add_2'
  Processing 'FIR_Fliter_DW01_add_3'
  Processing 'FIR_Fliter_DW01_add_4'
  Processing 'FIR_Fliter_DW01_add_5'
  Processing 'FIR_Fliter_DW01_add_6'
  Processing 'FIR_Fliter_DW01_add_7'
  Processing 'FIR_Fliter_DW02_mult_0'
  Processing 'FIR_Fliter_DW01_inc_0'
  Processing 'FIR_Fliter_DW02_mult_1'
  Processing 'FIR_Fliter_DW01_inc_1'
  Processing 'FIR_Fliter_DW02_mult_2'
  Processing 'FIR_Fliter_DW01_inc_2'
  Processing 'FIR_Fliter_DW02_mult_3'
  Processing 'FIR_Fliter_DW01_inc_3'
  Processing 'FIR_Fliter_DW02_mult_4'
  Processing 'FIR_Fliter_DW01_inc_4'
  Processing 'FIR_Fliter_DW02_mult_5'
  Processing 'FIR_Fliter_DW01_inc_5'
  Processing 'FIR_Fliter_DW02_mult_6'
  Processing 'FIR_Fliter_DW01_inc_6'
  Processing 'FIR_Fliter_DW02_mult_7'
  Processing 'FIR_Fliter_DW01_inc_7'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'prod_reg[7][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[7][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[6][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[5][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[4][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[3][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'prod_reg[0][31]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  188447.3      0.00       0.0       0.0                          
    0:00:04  188447.3      0.00       0.0       0.0                          
    0:00:04  188447.3      0.00       0.0       0.0                          
    0:00:04  188447.3      0.00       0.0       0.0                          
    0:00:04  188447.3      0.00       0.0       0.0                          
    0:00:04  174124.5      0.00       0.0       0.0                          
    0:00:04  174124.5      0.00       0.0       0.0                          
    0:00:04  174124.5      0.00       0.0       0.0                          
    0:00:04  174123.3      0.00       0.0       0.0                          
    0:00:04  174123.3      0.00       0.0       0.0                          
    0:00:04  174123.3      0.00       0.0       0.0                          
    0:00:04  174123.3      0.00       0.0       0.0                          
    0:00:04  174123.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  174123.3      0.00       0.0       0.0                          
    0:00:04  174123.3      0.00       0.0       0.0                          
    0:00:05  159878.5      0.00       0.0      60.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  159878.5      0.00       0.0      60.6                          
    0:00:05  164528.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  164528.0      0.00       0.0       0.0                          
    0:00:05  164528.0      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  164100.9      0.00       0.0       0.0                          
    0:00:05  141555.4      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk] -type ScanClock -view existing_dft -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst] -type Reset -view existing_dft -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant -view existing_dft -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode -view spac -active_state 0
Invlaid View specified :spac -- use( spec/existing_dft )
Discarded dft signal specification
0
set_dft_signal -port [get_ports SE] -type ScanEnable -view spec -active_state 1 -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI] -type ScanDataIN -view spec
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO] -type ScanDataOut -view spec
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock scan_rst cannot capture data with other clocks off. (D8-1)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 PRE-DFT VIOLATION
     1 Clock not able to capture violation (D8)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 232 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 232 cells are valid scan cells
         sum_0_reg[1][31]
         sum_0_reg[3][31]
         sum_0_reg[0][31]
         sum_0_reg[2][31]
         sum_0_reg[1][32]
         sum_0_reg[3][32]
         sum_0_reg[0][32]
         sum_0_reg[2][32]
         sum_0_reg[1][30]
         sum_0_reg[1][29]
         sum_0_reg[1][28]
         sum_0_reg[1][27]
         sum_0_reg[3][30]
         sum_0_reg[3][29]
         sum_0_reg[3][28]
         sum_0_reg[3][27]
         sum_0_reg[0][30]
         sum_0_reg[0][29]
         sum_0_reg[0][28]
         sum_0_reg[0][27]
         sum_0_reg[2][30]
         sum_0_reg[2][29]
         sum_0_reg[2][28]
         sum_0_reg[2][27]
         sum_0_reg[1][26]
         sum_0_reg[1][25]
         sum_0_reg[1][24]
         sum_0_reg[3][26]
         sum_0_reg[3][25]
         sum_0_reg[3][24]
         sum_0_reg[0][26]
         sum_0_reg[0][25]
         sum_0_reg[0][24]
         sum_0_reg[2][26]
         sum_0_reg[2][25]
         sum_0_reg[2][24]
         sum_0_reg[1][23]
         sum_0_reg[1][22]
         sum_0_reg[1][21]
         sum_0_reg[1][20]
         sum_0_reg[3][23]
         sum_0_reg[3][22]
         sum_0_reg[3][21]
         sum_0_reg[3][20]
         sum_0_reg[0][23]
         sum_0_reg[0][22]
         sum_0_reg[0][21]
         sum_0_reg[0][20]
         sum_0_reg[2][23]
         sum_0_reg[2][22]
         sum_0_reg[2][21]
         sum_0_reg[2][20]
         sum_0_reg[1][19]
         sum_0_reg[1][18]
         sum_0_reg[1][17]
         sum_0_reg[3][19]
         sum_0_reg[3][18]
         sum_0_reg[3][17]
         sum_0_reg[0][19]
         sum_0_reg[0][18]
         sum_0_reg[0][17]
         sum_0_reg[2][19]
         sum_0_reg[2][18]
         sum_0_reg[2][17]
         sum_0_reg[1][16]
         sum_0_reg[1][15]
         sum_0_reg[1][14]
         sum_0_reg[1][13]
         sum_0_reg[3][16]
         sum_0_reg[3][15]
         sum_0_reg[3][14]
         sum_0_reg[3][13]
         sum_0_reg[0][16]
         sum_0_reg[0][15]
         sum_0_reg[0][14]
         sum_0_reg[0][13]
         sum_0_reg[2][16]
         sum_0_reg[2][15]
         sum_0_reg[2][14]
         sum_0_reg[2][13]
         sum_0_reg[1][12]
         sum_0_reg[1][11]
         sum_0_reg[1][10]
         sum_0_reg[3][12]
         sum_0_reg[3][11]
         sum_0_reg[3][10]
         sum_0_reg[0][12]
         sum_0_reg[0][11]
         sum_0_reg[0][10]
         sum_0_reg[2][12]
         sum_0_reg[2][11]
         sum_0_reg[2][10]
         sum_0_reg[1][9]
         sum_0_reg[1][8]
         sum_0_reg[1][7]
         sum_0_reg[1][6]
         sum_0_reg[3][9]
         sum_0_reg[3][8]
         sum_0_reg[3][7]
         sum_0_reg[3][6]
         sum_0_reg[0][9]
         sum_0_reg[0][8]
         sum_0_reg[0][7]
         sum_0_reg[0][6]
         sum_0_reg[2][9]
         sum_0_reg[2][8]
         sum_0_reg[2][7]
         sum_0_reg[2][6]
         sum_0_reg[1][5]
         sum_0_reg[1][4]
         sum_0_reg[1][3]
         sum_0_reg[1][2]
         sum_0_reg[3][5]
         sum_0_reg[3][4]
         sum_0_reg[3][3]
         sum_0_reg[3][2]
         sum_0_reg[0][5]
         sum_0_reg[0][4]
         sum_0_reg[0][3]
         sum_0_reg[2][5]
         sum_0_reg[2][4]
         sum_0_reg[2][3]
         sum_0_reg[1][1]
         sum_0_reg[3][1]
         sum_0_reg[0][2]
         sum_0_reg[0][1]
         sum_0_reg[2][2]
         sum_0_reg[2][1]
         sum_0_reg[1][0]
         sum_0_reg[3][0]
         sum_0_reg[0][0]
         sum_0_reg[2][0]
         sum_3_reg[29]
         sum_3_reg[28]
         sum_3_reg[27]
         sum_3_reg[26]
         sum_3_reg[25]
         sum_3_reg[24]
         sum_3_reg[23]
         sum_3_reg[22]
         sum_3_reg[21]
         sum_3_reg[20]
         sum_3_reg[19]
         sum_3_reg[18]
         sum_3_reg[17]
         sum_3_reg[16]
         sum_3_reg[15]
         sum_3_reg[14]
         sum_1_reg[1][0]
         sum_1_reg[0][0]
         sum_1_reg[1][1]
         sum_1_reg[0][1]
         sum_1_reg[1][2]
         sum_1_reg[0][2]
         sum_1_reg[1][3]
         sum_1_reg[0][3]
         sum_1_reg[1][4]
         sum_1_reg[0][4]
         sum_1_reg[1][5]
         sum_1_reg[0][5]
         sum_1_reg[1][6]
         sum_1_reg[0][6]
         sum_1_reg[1][7]
         sum_1_reg[0][7]
         sum_1_reg[1][8]
         sum_1_reg[0][8]
         sum_1_reg[1][9]
         sum_1_reg[0][9]
         sum_1_reg[1][10]
         sum_1_reg[0][10]
         sum_1_reg[1][11]
         sum_1_reg[0][11]
         sum_1_reg[1][12]
         sum_1_reg[0][12]
         sum_1_reg[1][13]
         sum_1_reg[0][13]
         sum_2_reg[0][14]
         sum_1_reg[1][14]
         sum_1_reg[0][14]
         sum_2_reg[0][15]
         sum_1_reg[1][15]
         sum_1_reg[0][15]
         sum_2_reg[0][16]
         sum_1_reg[1][16]
         sum_1_reg[0][16]
         sum_2_reg[0][17]
         sum_1_reg[1][17]
         sum_1_reg[0][17]
         sum_2_reg[0][18]
         sum_1_reg[1][18]
         sum_1_reg[0][18]
         sum_2_reg[0][19]
         sum_1_reg[1][19]
         sum_1_reg[0][19]
         sum_2_reg[0][20]
         sum_1_reg[1][20]
         sum_1_reg[0][20]
         sum_2_reg[0][21]
         sum_1_reg[1][21]
         sum_1_reg[0][21]
         sum_2_reg[0][22]
         sum_1_reg[1][22]
         sum_1_reg[0][22]
         sum_2_reg[0][23]
         sum_1_reg[1][23]
         sum_1_reg[0][23]
         sum_2_reg[0][24]
         sum_1_reg[1][24]
         sum_1_reg[0][24]
         sum_2_reg[0][25]
         sum_1_reg[1][25]
         sum_1_reg[0][25]
         sum_2_reg[0][26]
         sum_1_reg[1][26]
         sum_1_reg[0][26]
         sum_2_reg[0][27]
         sum_1_reg[1][27]
         sum_1_reg[0][27]
         sum_2_reg[0][28]
         sum_1_reg[1][28]
         sum_1_reg[0][28]
         sum_1_reg[1][29]
         sum_1_reg[0][29]
         sum_2_reg[0][29]
         sum_1_reg[1][30]
         sum_1_reg[0][30]
         sum_1_reg[1][31]
         sum_1_reg[0][31]
         sum_1_reg[1][32]
         sum_1_reg[0][32]
         sum_1_reg[1][33]
         sum_1_reg[0][33]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary 
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : FIR_Fliter
Version: K-2015.06
Date   : Sat Aug  3 03:45:18 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                           232   sum_0_reg[0][0]          (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental 
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 62 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design FIR_Fliter has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  188175.5      0.00       0.0       0.0                          
    0:00:02  188175.5      0.00       0.0       0.0                          
    0:00:03  167847.2      0.00       0.0       0.0                          
    0:00:03  167847.2      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 232 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 232 cells are valid scan cells
         sum_0_reg[0][0]
         sum_1_reg[1][0]
         sum_1_reg[0][0]
         sum_1_reg[1][1]
         sum_1_reg[0][1]
         sum_1_reg[1][2]
         sum_1_reg[0][2]
         sum_1_reg[1][3]
         sum_1_reg[0][3]
         sum_1_reg[1][4]
         sum_1_reg[0][4]
         sum_1_reg[1][5]
         sum_1_reg[0][5]
         sum_1_reg[1][6]
         sum_1_reg[0][6]
         sum_1_reg[1][7]
         sum_1_reg[0][7]
         sum_1_reg[1][8]
         sum_1_reg[0][8]
         sum_1_reg[1][9]
         sum_1_reg[0][9]
         sum_1_reg[1][10]
         sum_1_reg[0][10]
         sum_1_reg[1][11]
         sum_1_reg[0][11]
         sum_1_reg[1][12]
         sum_1_reg[0][12]
         sum_1_reg[1][13]
         sum_1_reg[0][13]
         sum_2_reg[0][14]
         sum_1_reg[1][14]
         sum_1_reg[0][14]
         sum_2_reg[0][15]
         sum_1_reg[1][15]
         sum_1_reg[0][15]
         sum_2_reg[0][16]
         sum_1_reg[1][16]
         sum_1_reg[0][16]
         sum_2_reg[0][17]
         sum_1_reg[1][17]
         sum_1_reg[0][17]
         sum_2_reg[0][18]
         sum_1_reg[1][18]
         sum_1_reg[0][18]
         sum_2_reg[0][19]
         sum_1_reg[1][19]
         sum_1_reg[0][19]
         sum_2_reg[0][20]
         sum_1_reg[1][20]
         sum_1_reg[0][20]
         sum_2_reg[0][21]
         sum_1_reg[1][21]
         sum_1_reg[0][21]
         sum_2_reg[0][22]
         sum_1_reg[1][22]
         sum_1_reg[0][22]
         sum_2_reg[0][23]
         sum_1_reg[1][23]
         sum_1_reg[0][23]
         sum_2_reg[0][24]
         sum_1_reg[1][24]
         sum_1_reg[0][24]
         sum_2_reg[0][25]
         sum_1_reg[1][25]
         sum_1_reg[0][25]
         sum_2_reg[0][26]
         sum_1_reg[1][26]
         sum_1_reg[0][26]
         sum_2_reg[0][27]
         sum_1_reg[1][27]
         sum_1_reg[0][27]
         sum_2_reg[0][28]
         sum_1_reg[1][28]
         sum_1_reg[0][28]
         sum_1_reg[1][29]
         sum_1_reg[0][29]
         sum_2_reg[0][29]
         sum_1_reg[1][30]
         sum_1_reg[0][30]
         sum_1_reg[1][31]
         sum_1_reg[0][31]
         sum_1_reg[1][32]
         sum_1_reg[0][32]
         sum_1_reg[1][33]
         sum_1_reg[0][33]
         sum_0_reg[3][32]
         sum_0_reg[3][31]
         sum_0_reg[3][30]
         sum_0_reg[3][29]
         sum_0_reg[3][28]
         sum_0_reg[3][27]
         sum_0_reg[3][26]
         sum_0_reg[3][25]
         sum_0_reg[3][24]
         sum_0_reg[3][23]
         sum_0_reg[3][22]
         sum_0_reg[3][21]
         sum_0_reg[3][20]
         sum_0_reg[3][19]
         sum_0_reg[3][18]
         sum_0_reg[3][17]
         sum_0_reg[3][16]
         sum_0_reg[3][15]
         sum_0_reg[3][14]
         sum_0_reg[3][13]
         sum_0_reg[3][12]
         sum_0_reg[3][11]
         sum_0_reg[3][10]
         sum_0_reg[3][9]
         sum_0_reg[3][8]
         sum_0_reg[3][7]
         sum_0_reg[3][6]
         sum_0_reg[3][5]
         sum_0_reg[3][4]
         sum_0_reg[3][3]
         sum_0_reg[3][2]
         sum_0_reg[1][32]
         sum_0_reg[1][31]
         sum_0_reg[1][30]
         sum_0_reg[1][29]
         sum_0_reg[1][28]
         sum_0_reg[1][27]
         sum_0_reg[1][26]
         sum_0_reg[1][25]
         sum_0_reg[1][24]
         sum_0_reg[1][23]
         sum_0_reg[1][22]
         sum_0_reg[1][21]
         sum_0_reg[1][20]
         sum_0_reg[1][19]
         sum_0_reg[1][18]
         sum_0_reg[1][17]
         sum_0_reg[1][16]
         sum_0_reg[1][15]
         sum_0_reg[1][14]
         sum_0_reg[1][13]
         sum_0_reg[1][12]
         sum_0_reg[1][11]
         sum_0_reg[1][10]
         sum_0_reg[1][9]
         sum_0_reg[1][8]
         sum_0_reg[1][7]
         sum_0_reg[1][6]
         sum_0_reg[1][5]
         sum_0_reg[1][4]
         sum_0_reg[1][3]
         sum_0_reg[1][2]
         sum_0_reg[2][32]
         sum_0_reg[2][31]
         sum_0_reg[2][30]
         sum_0_reg[2][29]
         sum_0_reg[2][28]
         sum_0_reg[2][27]
         sum_0_reg[2][26]
         sum_0_reg[2][25]
         sum_0_reg[2][24]
         sum_0_reg[2][23]
         sum_0_reg[2][22]
         sum_0_reg[2][21]
         sum_0_reg[2][20]
         sum_0_reg[2][19]
         sum_0_reg[2][18]
         sum_0_reg[2][17]
         sum_0_reg[2][16]
         sum_0_reg[2][15]
         sum_0_reg[2][14]
         sum_0_reg[2][13]
         sum_0_reg[2][12]
         sum_0_reg[2][11]
         sum_0_reg[2][10]
         sum_0_reg[2][9]
         sum_0_reg[2][8]
         sum_0_reg[2][7]
         sum_0_reg[2][6]
         sum_0_reg[2][5]
         sum_0_reg[2][4]
         sum_0_reg[2][3]
         sum_0_reg[2][2]
         sum_0_reg[0][32]
         sum_0_reg[0][31]
         sum_0_reg[0][30]
         sum_0_reg[0][29]
         sum_0_reg[0][28]
         sum_0_reg[0][27]
         sum_0_reg[0][26]
         sum_0_reg[0][25]
         sum_0_reg[0][24]
         sum_0_reg[0][23]
         sum_0_reg[0][22]
         sum_0_reg[0][21]
         sum_0_reg[0][20]
         sum_0_reg[0][19]
         sum_0_reg[0][18]
         sum_0_reg[0][17]
         sum_0_reg[0][16]
         sum_0_reg[0][15]
         sum_0_reg[0][14]
         sum_0_reg[0][13]
         sum_0_reg[0][12]
         sum_0_reg[0][11]
         sum_0_reg[0][10]
         sum_0_reg[0][9]
         sum_0_reg[0][8]
         sum_0_reg[0][7]
         sum_0_reg[0][6]
         sum_0_reg[0][5]
         sum_0_reg[0][4]
         sum_0_reg[0][3]
         sum_0_reg[0][2]
         sum_0_reg[2][1]
         sum_0_reg[0][1]
         sum_0_reg[3][1]
         sum_0_reg[1][1]
         sum_0_reg[3][0]
         sum_0_reg[1][0]
         sum_0_reg[2][0]
         sum_3_reg[14]
         sum_3_reg[29]
         sum_3_reg[28]
         sum_3_reg[27]
         sum_3_reg[26]
         sum_3_reg[25]
         sum_3_reg[24]
         sum_3_reg[23]
         sum_3_reg[22]
         sum_3_reg[21]
         sum_3_reg[20]
         sum_3_reg[19]
         sum_3_reg[18]
         sum_3_reg[17]
         sum_3_reg[16]
         sum_3_reg[15]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 3690 faults were added to fault list.
 0            1630     55         0/0/0    98.20%      0.01
 0              54      1         0/0/0    99.79%      0.01
 0               1      0         0/0/0    99.82%      0.01
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       3386
 Possibly detected                PT          0
 Undetectable                     UD        298
 ATPG untestable                  AU          6
 Not detected                     ND          0
 -----------------------------------------------
 total faults                              3690
 test coverage                            99.82%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out Design after initial compile
#############################################################################
#Avoid Writing assign statements in the netlist
change_name -hier -rule verilog
1
write_file -format verilog -hierarchy -output FIR_Fliter.v
Writing verilog file '/home/IC/Projects/FIR/dft/FIR_Fliter.v'.
1
# DDC Gate Level Netlist
write_file -format ddc -hierarchy -output FIR_Fliter.ddc
Writing ddc file 'FIR_Fliter.ddc'.
1
# SDC(Synopsys Design Constraints) File
write_sdc -nosplit FIR_Fliter.sdc
1
####################### reporting ##########################################
report_area -hierarchy > area_dft.rpt
report_power -hierarchy > power_dft.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_clock -attributes > clocks_dft.rpt
report_constraint -all_violators > constraints_dft.rpt
dft_drc -coverage_estimate  > dft_drc_post_dft.rpt
report_port > report_name.rpt
################# starting graphical user interface #######################
gui_start
Current design is 'FIR_Fliter'.
#exit
dc_shell> dc_shell> dc_shell> 