// Seed: 3203447546
module module_0 (
    output reg id_0,
    input logic id_1,
    output id_2
);
  always @(posedge id_1 or id_1)
    if (id_1 || 1 && 1 && 1 && id_1) id_2 <= 1;
    else begin
      id_2 = 1;
      id_0 <= 1;
      id_0 <= id_1 == 1'b0;
    end
endmodule
