var structstc__hbif__mem__config =
[
    [ "bGpoOutputLevel", "structstc__hbif__mem__config.html#a9f0c211d2dd90287bb38b476c5b797e5", null ],
    [ "bHyperRamDevice", "structstc__hbif__mem__config.html#ae41546c0cb4ee8401e1caebcbeec6cd7", null ],
    [ "bMergeContinuousRead", "structstc__hbif__mem__config.html#a1450db03ed9c2945c897925bfa0341c1", null ],
    [ "bRegisterSpace", "structstc__hbif__mem__config.html#ae2ff22b5428e9cd097eaf9b3b2287e15", null ],
    [ "bSupportAsymmetryCache", "structstc__hbif__mem__config.html#a8544497747da6bf7f769df642e549c9f", null ],
    [ "enHyperRamLatencyCycle", "structstc__hbif__mem__config.html#a4ab7060549e1ef2640e61eb426ccbae3", null ],
    [ "enReadCsHighCycle", "structstc__hbif__mem__config.html#a3f777f4516e27b3edd70e08343ca61a7", null ],
    [ "enReadCsHoldCycle", "structstc__hbif__mem__config.html#aa097993c633e73e81df24621c3037f35", null ],
    [ "enReadCsNextClkCycle", "structstc__hbif__mem__config.html#a53645b149905e5756f270308c8659b6c", null ],
    [ "enWrapBustsize", "structstc__hbif__mem__config.html#a04132d427215dd389356ae72591fd68c", null ],
    [ "enWriteCsHighCycle", "structstc__hbif__mem__config.html#a05d189768b9c44b64b6f1ea9541fcab2", null ],
    [ "enWriteCsHoldCycle", "structstc__hbif__mem__config.html#ac4042006c8b26385f1b65b15ed0edf96", null ],
    [ "enWriteCsNextClkCycle", "structstc__hbif__mem__config.html#a331daaad611f8ffec09c71e704bd79a4", null ],
    [ "u32MemBaseAddress", "structstc__hbif__mem__config.html#a85b5c6770061efd14d75512ee726c5a1", null ]
];