$date
	Mon Jul 31 12:03:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module window_fsm_tb $end
$var reg 1 ! button_press $end
$var reg 1 " clk $end
$var reg 1 # n_reset $end
$scope module dut $end
$var wire 1 ! button_press $end
$var wire 1 " clk $end
$var wire 1 # n_reset $end
$var reg 1 $ close_ccw $end
$var reg 1 % current_state $end
$var reg 1 & next_state $end
$var reg 1 ' open_cw $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1"
#20000
0"
#30000
1"
#40000
0"
#50000
1"
#56000
1#
#60000
0"
#70000
1&
1'
1!
1"
#80000
0"
#90000
1$
0'
0&
1%
1"
#100000
0"
#110000
1&
1'
0$
0%
1"
#116000
0'
0&
0!
#120000
0"
#130000
1"
#138000
1&
1'
1!
#139000
0'
0&
0!
#140000
0"
#149000
0#
#150000
1"
#160000
0"
#170000
1"
#171000
1&
1'
1!
#180000
0"
#190000
1"
#200000
0"
#210000
1"
#220000
0"
#230000
1"
#237000
0'
0&
0!
#240000
0"
#247000
