
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002711                       # Number of seconds simulated
sim_ticks                                  2711422000                       # Number of ticks simulated
final_tick                                 2711422000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75830                       # Simulator instruction rate (inst/s)
host_op_rate                                   117891                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               63219448                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660136                       # Number of bytes of host memory used
host_seconds                                    42.89                       # Real time elapsed on the host
sim_insts                                     3252256                       # Number of instructions simulated
sim_ops                                       5056231                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          160960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              212416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2515                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3319                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           18977496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           59363684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               78341180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      18977496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          18977496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          118019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                118019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          118019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          18977496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          59363684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              78459200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2514.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 6943                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3319                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           5                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  212352                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   212416                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   320                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                331                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                269                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                177                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                79                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               207                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2711310000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3319                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     5                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2441                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      619                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      230                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       27                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          796                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     265.246231                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    185.102251                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.044654                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           137     17.21%     17.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          457     57.41%     74.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           62      7.79%     82.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           18      2.26%     84.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      3.52%     88.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      1.26%     89.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.26%     90.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.01%     91.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           66      8.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           796                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       160896                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 18977495.941244117916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 59340080.592397645116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2515                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26844000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    102373000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33388.06                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     40704.97                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      67004500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                129217000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    16590000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20194.24                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38944.24                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         78.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      78.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.61                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.61                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        1.85                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2513                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.74                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      815676.90                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3641400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1924065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13373220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          153045360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              51201960                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7292640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        638055720                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        161828160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         197736420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1228099425                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             452.935554                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2580018250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      12338000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       64740000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     759475750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    421429500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       54118250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1399320500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2106300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1096755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10317300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25717830                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2109120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        207178470                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         52816800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         499358100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               851730195                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             314.126755                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2649448250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3251000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       21580000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2057616250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    137546750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       37078500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    454349500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1126448                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1126448                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             94650                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               778602                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   39788                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3891                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          778602                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             604611                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           173991                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        19919                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      560761                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      403287                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           495                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      872522                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           172                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2711423                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             937189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6154055                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1126448                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             644399                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1643215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  189828                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           666                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    872422                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 23547                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2676177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.562439                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.590253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1247243     46.61%     46.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15907      0.59%     47.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48830      1.82%     49.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40685      1.52%     50.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   117849      4.40%     54.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   142185      5.31%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   129758      4.85%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   132533      4.95%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   801187     29.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2676177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.415445                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.269677                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   868450                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                387931                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1258972                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 65910                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  94914                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9014689                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  94914                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   914900                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  353366                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2209                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1262346                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 48442                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8709786                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1712                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8313                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    523                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23136                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10524028                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20296963                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12750370                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11551                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6118216                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4405812                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    134831                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               623816                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              491277                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1203                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           126326                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7749580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7177661                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             23890                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2693425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2423493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2676177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.682058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.514061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              960876     35.90%     35.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               48658      1.82%     37.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              428061     16.00%     53.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              261376      9.77%     63.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              207667      7.76%     71.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              193459      7.23%     78.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              395939     14.79%     93.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              125972      4.71%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54169      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2676177                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  252366     99.56%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    634      0.25%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   400      0.16%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2230      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6171404     85.98%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1155      0.02%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 134      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  380      0.01%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  795      0.01%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  937      0.01%     86.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 580      0.01%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               579365      8.07%     94.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              418596      5.83%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1457      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            391      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7177661                       # Type of FU issued
system.cpu.iq.rate                           2.647193                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      253470                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035314                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17298851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10433233                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6874774                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10008                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10082                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4479                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7423888                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5013                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            17836                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       187942                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       162042                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  94914                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  317293                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3210                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7749657                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13856                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                623816                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               491277                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    711                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2259                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            236                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47486                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        56690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               104176                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6967270                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                560734                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            210391                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       964017                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   763965                       # Number of branches executed
system.cpu.iew.exec_stores                     403283                       # Number of stores executed
system.cpu.iew.exec_rate                     2.569599                       # Inst execution rate
system.cpu.iew.wb_sent                        6900089                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6879253                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5284027                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7284413                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.537138                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.725388                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2693456                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             94689                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2295913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.202275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.877307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       995861     43.38%     43.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       370215     16.12%     59.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       248907     10.84%     70.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       139264      6.07%     76.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71142      3.10%     79.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60957      2.66%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        40651      1.77%     83.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        14177      0.62%     84.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       354739     15.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2295913                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3252256                       # Number of instructions committed
system.cpu.commit.committedOps                5056231                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         765109                       # Number of memory references committed
system.cpu.commit.loads                        435874                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     587118                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5053345                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25162                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1154      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4286915     84.78%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     84.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     84.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          435212      8.61%     93.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         328899      6.50%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5056231                       # Class of committed instruction
system.cpu.commit.bw_lim_events                354739                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9690861                       # The number of ROB reads
system.cpu.rob.rob_writes                    15882814                       # The number of ROB writes
system.cpu.timesIdled                             569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3252256                       # Number of Instructions Simulated
system.cpu.committedOps                       5056231                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.833705                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.833705                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.199465                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.199465                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9852086                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5729462                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7059                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3704                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3088679                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2644801                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2571129                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.779601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              859289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.088760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.779601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1750322                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1750322                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       525860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          525860                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       326027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         326027                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       851887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           851887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       851887                       # number of overall hits
system.cpu.dcache.overall_hits::total          851887                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16365                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3208                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19573                       # number of overall misses
system.cpu.dcache.overall_misses::total         19573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    782530000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    782530000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    175168999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    175168999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    957698999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    957698999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    957698999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    957698999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       542225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       542225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       329235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       871460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       871460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       871460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       871460                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030181                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009744                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022460                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47817.293003                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47817.293003                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54603.802681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54603.802681                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48929.596843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48929.596843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48929.596843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48929.596843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7715                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               198                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.964646                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5916                       # number of writebacks
system.cpu.dcache.writebacks::total              5916                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12154                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12171                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12171                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4211                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3191                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7402                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7402                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    238985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    238985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    168097999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    168097999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    407082999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    407082999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    407082999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    407082999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008494                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56752.552838                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56752.552838                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52678.783767                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52678.783767                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54996.352202                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54996.352202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54996.352202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54996.352202                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7146                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.415198                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              872116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            874.740221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.415198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1745841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1745841                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       871119                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          871119                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       871119                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           871119                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       871119                       # number of overall hits
system.cpu.icache.overall_hits::total          871119                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1303                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1303                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1303                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1303                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1303                       # number of overall misses
system.cpu.icache.overall_misses::total          1303                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114785998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114785998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    114785998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114785998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114785998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114785998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       872422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       872422                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       872422                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       872422                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       872422                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       872422                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001494                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001494                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001494                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001494                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001494                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88093.628550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88093.628550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88093.628550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88093.628550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88093.628550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88093.628550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          306                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          306                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91258998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91258998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91258998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91258998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91258998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91258998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001143                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001143                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001143                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001143                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91533.598796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91533.598796                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91533.598796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91533.598796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91533.598796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91533.598796                       # average overall mshr miss latency
system.cpu.icache.replacements                    741                       # number of replacements
system.l2bus.snoop_filter.tot_requests          16286                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         7887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5205                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5921                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2019                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3194                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3194                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5205                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2735                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21950                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   24685                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        63808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       852352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   916160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                53                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8452                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001538                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.039191                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8439     99.85%     99.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                       13      0.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8452                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             28118000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2992998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            22206000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2678.462283                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16274                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3319                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.903284                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   716.407951                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1962.054333                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.174904                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.479017                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.653921                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3266                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2874                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.797363                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               133519                       # Number of tag accesses
system.l2cache.tags.data_accesses              133519                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5916                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5916                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2269                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2269                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          193                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2618                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2811                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             193                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4887                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5080                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            193                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4887                       # number of overall hits
system.l2cache.overall_hits::total               5080                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          925                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            925                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1590                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2394                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2515                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3319                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2515                       # number of overall misses
system.l2cache.overall_misses::total             3319                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    110794000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    110794000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     84176000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    170986000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    255162000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     84176000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    281780000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    365956000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     84176000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    281780000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    365956000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5916                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5916                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3194                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3194                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5205                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          997                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7402                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8399                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          997                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7402                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8399                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.289606                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.289606                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.806419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.377852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.459942                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.806419                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.339773                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.395166                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.806419                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.339773                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.395166                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 119777.297297                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 119777.297297                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 104696.517413                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 107538.364780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 106583.959900                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 104696.517413                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 112039.761431                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 110260.921964                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 104696.517413                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 112039.761431                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 110260.921964                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          925                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          925                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1590                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2394                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2515                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3319                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2515                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3319                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     92294000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     92294000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     68096000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    139186000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    207282000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     68096000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    231480000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    299576000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     68096000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    231480000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    299576000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.289606                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.289606                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.806419                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.377852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.459942                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.806419                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.339773                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.395166                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.806419                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.339773                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.395166                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 99777.297297                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 99777.297297                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84696.517413                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87538.364780                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86583.959900                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84696.517413                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 92039.761431                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90260.921964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84696.517413                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 92039.761431                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90260.921964                       # average overall mshr miss latency
system.l2cache.replacements                        53                       # number of replacements
system.membus.snoop_filter.tot_requests          3371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           52                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2711422000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               47                       # Transaction distribution
system.membus.trans_dist::ReadExReq               925                       # Transaction distribution
system.membus.trans_dist::ReadExResp              925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2394                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         6690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       212736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       212736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  212736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3319                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3391000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           17598250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
