Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 27 00:45:08 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (756)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 124 register/latch pins with no clock driven by root clock pin: processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (756)
--------------------------------------------------
 There are 756 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.883        0.000                      0                 4857        0.029        0.000                      0                 4857        3.000        0.000                       0                  1975  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                         ------------       ----------      --------------
clk_fpga_0                                    {0.000 5.000}      10.000          100.000         
processer/processor_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_processor_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_processor_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                          3.549        0.000                      0                 2393        0.029        0.000                      0                 2393        4.020        0.000                       0                  1240  
processer/processor_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_processor_clk_wiz_0_0                    1.472        0.000                      0                 2183        0.060        0.000                      0                 2183        3.750        0.000                       0                   731  
  clkfbout_processor_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                      clk_out1_processor_clk_wiz_0_0        2.196        0.000                      0                  771        0.293        0.000                      0                  771  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_0                      clk_out1_processor_clk_wiz_0_0        0.883        0.000                      0                  281        0.391        0.000                      0                  281  
**async_default**               clk_out1_processor_clk_wiz_0_0  clk_out1_processor_clk_wiz_0_0        7.458        0.000                      0                    3        0.633        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.967ns (34.265%)  route 3.774ns (65.735%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          1.021     7.061    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.152     7.213 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.684     7.896    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y98         LUT5 (Prop_lut5_I2_O)        0.357     8.253 r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.518     8.771    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.479    12.658    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y99         FDRE (Setup_fdre_C_CE)      -0.413    12.320    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.967ns (34.265%)  route 3.774ns (65.735%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          1.021     7.061    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.152     7.213 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.684     7.896    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y98         LUT5 (Prop_lut5_I2_O)        0.357     8.253 r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.518     8.771    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.479    12.658    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y99         FDRE (Setup_fdre_C_CE)      -0.413    12.320    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.967ns (34.265%)  route 3.774ns (65.735%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          1.021     7.061    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.152     7.213 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.684     7.896    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y98         LUT5 (Prop_lut5_I2_O)        0.357     8.253 r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.518     8.771    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.479    12.658    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y99         FDRE (Setup_fdre_C_CE)      -0.413    12.320    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.967ns (34.265%)  route 3.774ns (65.735%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          1.021     7.061    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X44Y97         LUT2 (Prop_lut2_I1_O)        0.152     7.213 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.684     7.896    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y98         LUT5 (Prop_lut5_I2_O)        0.357     8.253 r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.518     8.771    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.479    12.658    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y99         FDRE (Setup_fdre_C_CE)      -0.413    12.320    processer/processor_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.931ns (33.747%)  route 3.791ns (66.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          0.993     7.033    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.153     7.186 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.628     7.813    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y96         LUT5 (Prop_lut5_I2_O)        0.320     8.133 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.620     8.753    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.478    12.657    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.413    12.319    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.931ns (33.747%)  route 3.791ns (66.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          0.993     7.033    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.153     7.186 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.628     7.813    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y96         LUT5 (Prop_lut5_I2_O)        0.320     8.133 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.620     8.753    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.478    12.657    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.413    12.319    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.931ns (33.747%)  route 3.791ns (66.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          0.993     7.033    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.153     7.186 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.628     7.813    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y96         LUT5 (Prop_lut5_I2_O)        0.320     8.133 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.620     8.753    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.478    12.657    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.413    12.319    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 1.931ns (33.747%)  route 3.791ns (66.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          0.993     7.033    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.153     7.186 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.628     7.813    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y96         LUT5 (Prop_lut5_I2_O)        0.320     8.133 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.620     8.753    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.478    12.657    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y98         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.413    12.319    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.967ns (34.436%)  route 3.745ns (65.564%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          0.870     6.910    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X43Y96         LUT2 (Prop_lut2_I1_O)        0.149     7.059 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.846     7.905    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X43Y95         LUT5 (Prop_lut5_I2_O)        0.360     8.265 r  processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.478     8.743    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.479    12.658    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.320    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.967ns (34.436%)  route 3.745ns (65.564%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.737     3.031    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=2, routed)           1.551     5.916    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     6.040 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0_i_1/O
                         net (fo=11, routed)          0.870     6.910    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wvalid
    SLICE_X43Y96         LUT2 (Prop_lut2_I1_O)        0.149     7.059 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.846     7.905    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X43Y95         LUT5 (Prop_lut5_I2_O)        0.360     8.265 r  processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.478     8.743    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.479    12.658    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X43Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.320    processer/processor_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  3.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.504%)  route 0.152ns (44.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.639     0.975    processer/processor_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  processer/processor_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  processer/processor_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.152     1.268    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.048     1.316 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.316    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.825     1.191    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.131     1.287    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.575     0.911    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y92         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.119     1.171    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.842     1.208    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.946%)  route 0.173ns (55.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.543     0.879    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y73         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.173     1.192    processer/processor_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X51Y73         FDSE                                         r  processer/processor_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.805     1.171    processer/processor_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y73         FDSE                                         r  processer/processor_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y73         FDSE (Hold_fdse_C_S)        -0.018     1.118    processer/processor_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.946%)  route 0.173ns (55.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.543     0.879    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y73         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.173     1.192    processer/processor_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X51Y73         FDSE                                         r  processer/processor_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.805     1.171    processer/processor_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y73         FDSE                                         r  processer/processor_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y73         FDSE (Hold_fdse_C_S)        -0.018     1.118    processer/processor_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.946%)  route 0.173ns (55.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.543     0.879    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y73         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.173     1.192    processer/processor_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X51Y73         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.805     1.171    processer/processor_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  processer/processor_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y73         FDRE (Hold_fdre_C_R)        -0.018     1.118    processer/processor_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.618%)  route 0.177ns (48.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.639     0.975    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=7, routed)           0.177     1.293    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31][0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.048     1.341 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.341    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_2
    SLICE_X45Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.825     1.191    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.609%)  route 0.178ns (48.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.639     0.975    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=7, routed)           0.178     1.294    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31][0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.049     1.343 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.343    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_0
    SLICE_X45Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.825     1.191    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.247%)  route 0.200ns (51.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.639     0.975    processer/processor_i/axi_gpio_5/U0/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  processer/processor_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  processer/processor_i/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.200     1.316    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.361 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.361    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[0]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.825     1.191    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.575     0.911    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y92         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.109     1.147    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y91         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.843     1.209    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.218%)  route 0.177ns (48.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.639     0.975    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=7, routed)           0.177     1.293    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[31][0]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.338 r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.338    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X45Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.825     1.191    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    processer/processor_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y74    processer/processor_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y72    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y72    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y72    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y72    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y74    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y74    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y74    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y74    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y73    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y73    processer/processor_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  processer/processor_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/processor_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/processor_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_processor_clk_wiz_0_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.606ns (13.443%)  route 3.902ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.905     9.295    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][10]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.074    11.397    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.631    10.766    ConvAccel/controller/filterSet_reg[6][10]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.606ns (13.443%)  route 3.902ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.905     9.295    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][11]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.074    11.397    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.631    10.766    ConvAccel/controller/filterSet_reg[6][11]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.606ns (13.443%)  route 3.902ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.905     9.295    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][12]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.074    11.397    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.631    10.766    ConvAccel/controller/filterSet_reg[6][12]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.606ns (13.443%)  route 3.902ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.905     9.295    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][13]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.074    11.397    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.631    10.766    ConvAccel/controller/filterSet_reg[6][13]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.606ns (13.443%)  route 3.902ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.905     9.295    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][14]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.074    11.397    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.631    10.766    ConvAccel/controller/filterSet_reg[6][14]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.606ns (13.443%)  route 3.902ns (86.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.905     9.295    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.469    11.472    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][15]/C
                         clock pessimism              0.000    11.472    
                         clock uncertainty           -0.074    11.397    
    SLICE_X35Y77         FDRE (Setup_fdre_C_R)       -0.631    10.766    ConvAccel/controller/filterSet_reg[6][15]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.606ns (13.830%)  route 3.776ns (86.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.778     9.169    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X32Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][0]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.074    11.396    
    SLICE_X32Y72         FDRE (Setup_fdre_C_R)       -0.726    10.670    ConvAccel/controller/filterSet_reg[6][0]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.580ns (13.129%)  route 3.838ns (86.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.364 r  ConvAccel/controller/filterSet[0][15]_i_1/O
                         net (fo=16, routed)          0.840     9.204    ConvAccel/controller/filterSet[0][15]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/controller/Clk
    SLICE_X36Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[0][2]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X36Y70         FDRE (Setup_fdre_C_R)       -0.524    10.875    ConvAccel/controller/filterSet_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.580ns (13.129%)  route 3.838ns (86.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.364 r  ConvAccel/controller/filterSet[0][15]_i_1/O
                         net (fo=16, routed)          0.840     9.204    ConvAccel/controller/filterSet[0][15]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/controller/Clk
    SLICE_X36Y70         FDRE                                         r  ConvAccel/controller/filterSet_reg[0][5]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.074    11.399    
    SLICE_X36Y70         FDRE (Setup_fdre_C_R)       -0.524    10.875    ConvAccel/controller/filterSet_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.606ns (14.133%)  route 3.682ns (85.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.651     4.787    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y90         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.456     5.243 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.997     8.240    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.150     8.390 r  ConvAccel/controller/filterSet[6][15]_i_1/O
                         net (fo=16, routed)          0.684     9.074    ConvAccel/controller/filterSet[6][15]_i_1_n_0
    SLICE_X37Y71         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.470    11.473    ConvAccel/controller/Clk
    SLICE_X37Y71         FDRE                                         r  ConvAccel/controller/filterSet_reg[6][2]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.074    11.398    
    SLICE_X37Y71         FDRE (Setup_fdre_C_R)       -0.631    10.767    ConvAccel/controller/filterSet_reg[6][2]
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  1.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.242     0.938    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD0
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.253     0.569    
    SLICE_X42Y84         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.879    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.242     0.938    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD0
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.253     0.569    
    SLICE_X42Y84         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.879    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.242     0.938    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD0
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.253     0.569    
    SLICE_X42Y84         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.879    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.242     0.938    ConvAccel/outputBuffer/mem_reg_0_63_6_8/ADDRD0
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/outputBuffer/mem_reg_0_63_6_8/WCLK
    SLICE_X42Y84         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.253     0.569    
    SLICE_X42Y84         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.879    ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ConvAccel/controller/filterSet_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.548     0.550    ConvAccel/controller/Clk
    SLICE_X33Y76         FDRE                                         r  ConvAccel/controller/filterSet_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  ConvAccel/controller/filterSet_reg[5][13]/Q
                         net (fo=1, routed)           0.056     0.747    ConvAccel/controller/filterSet_reg[5]_5[13]
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.792 r  ConvAccel/controller/MULTIPLICAND_INPUT[45]_i_1/O
                         net (fo=1, routed)           0.000     0.792    ConvAccel/controller/p_0_out[45]
    SLICE_X32Y76         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.812     0.814    ConvAccel/controller/Clk
    SLICE_X32Y76         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/C
                         clock pessimism             -0.251     0.563    
    SLICE_X32Y76         FDCE (Hold_fdce_C_D)         0.120     0.683    ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.546     0.548    ConvAccel/controller/Clk
    SLICE_X43Y73         FDRE                                         r  ConvAccel/controller/dataSet_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  ConvAccel/controller/dataSet_reg[0][7]/Q
                         net (fo=2, routed)           0.065     0.754    ConvAccel/controller/dataSet_reg_n_0_[0][7]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  ConvAccel/controller/MULTIPLIER_INPUT[23]_i_1/O
                         net (fo=1, routed)           0.000     0.799    ConvAccel/controller/MULTIPLIER_INPUT[23]_i_1_n_0
    SLICE_X42Y73         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.811     0.813    ConvAccel/controller/Clk
    SLICE_X42Y73         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[23]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.121     0.682    ConvAccel/controller/MULTIPLIER_INPUT_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.548     0.550    ConvAccel/controller/Clk
    SLICE_X43Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  ConvAccel/controller/dataSet_reg[8][15]/Q
                         net (fo=3, routed)           0.068     0.759    ConvAccel/controller/dataSet_reg_n_0_[8][15]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.804 r  ConvAccel/controller/MULTIPLIER_INPUT[15]_i_1/O
                         net (fo=1, routed)           0.000     0.804    ConvAccel/controller/dataSet[15]
    SLICE_X42Y77         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.813     0.815    ConvAccel/controller/Clk
    SLICE_X42Y77         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[15]/C
                         clock pessimism             -0.252     0.563    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.120     0.683    ConvAccel/controller/MULTIPLIER_INPUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.498%)  route 0.307ns (68.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.307     1.003    ConvAccel/outputBuffer/mem_reg_128_191_6_8/ADDRD0
    SLICE_X42Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_128_191_6_8/WCLK
    SLICE_X42Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X42Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.881    ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.498%)  route 0.307ns (68.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.307     1.003    ConvAccel/outputBuffer/mem_reg_128_191_6_8/ADDRD0
    SLICE_X42Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_128_191_6_8/WCLK
    SLICE_X42Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X42Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.881    ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.498%)  route 0.307ns (68.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X43Y84         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=124, routed)         0.307     1.003    ConvAccel/outputBuffer/mem_reg_128_191_6_8/ADDRD0
    SLICE_X42Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_128_191_6_8/WCLK
    SLICE_X42Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMC/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X42Y85         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.881    ConvAccel/outputBuffer/mem_reg_128_191_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_processor_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    rgray_reg[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    rgray_reg[7]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    processer/processor_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y30      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y31      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y28      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y80     ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y82     ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y80     ConvAccel/controller/FINALADD_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y83     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y85     ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y85     ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y81     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y81     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y81     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y81     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y82     ConvAccel/outputBuffer/mem_reg_128_191_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y82     ConvAccel/outputBuffer/mem_reg_128_191_12_14/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_processor_clk_wiz_0_0
  To Clock:  clkfbout_processor_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_processor_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    processer/processor_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/o_rempty_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 1.658ns (18.264%)  route 7.420ns (81.736%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 14.392 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.652     2.946    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          5.003     8.467    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X47Y87         LUT2 (Prop_lut2_I1_O)        0.152     8.619 r  ConvAccel/outputBuffer/rempty_next_carry_i_7__0/O
                         net (fo=1, routed)           1.379     9.998    ConvAccel/outputBuffer/rempty_next_carry_i_7__0_n_0
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.326    10.324 f  ConvAccel/outputBuffer/rempty_next_carry_i_5__0/O
                         net (fo=1, routed)           1.038    11.362    ConvAccel/outputBuffer/rempty_next_carry_i_5__0_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.486 r  ConvAccel/outputBuffer/rempty_next_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.486    ConvAccel/outputBuffer/rempty_next_carry_i_3__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.024 r  ConvAccel/outputBuffer/rempty_next_carry/CO[2]
                         net (fo=1, routed)           0.000    12.024    ConvAccel/outputBuffer/rempty_next
    SLICE_X46Y87         FDPE                                         r  ConvAccel/outputBuffer/o_rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.022    12.025    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.121    12.146 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.514    12.660    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.255    12.915 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          1.477    14.392    ConvAccel/outputBuffer/outBuffClk
    SLICE_X46Y87         FDPE                                         r  ConvAccel/outputBuffer/o_rempty_reg/C
                         clock pessimism              0.000    14.392    
                         clock uncertainty           -0.266    14.126    
    SLICE_X46Y87         FDPE (Setup_fdpe_C_D)        0.094    14.220    ConvAccel/outputBuffer/o_rempty_reg
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 0.839ns (15.682%)  route 4.511ns (84.318%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.214     4.577    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X43Y82         LUT2 (Prop_lut2_I1_O)        0.296     4.873 r  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          2.269     7.142    ConvAccel/controller/rst_w_ctrl
    SLICE_X36Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.266 r  ConvAccel/controller/product_reg_i_1__1/O
                         net (fo=1, routed)           1.028     8.294    ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg_3
    DSP48_X2Y31          DSP48E1                                      r  ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.560    11.563    ConvAccel/matrixAccel/genblk3[2].inputMulti/Clk
    DSP48_X2Y31          DSP48E1                                      r  ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.266    11.297    
    DSP48_X2Y31          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347    10.950    ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg
  -------------------------------------------------------------------
                         required time                         10.950    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 1.028ns (12.306%)  route 7.326ns (87.694%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.652     2.946    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          4.941     8.405    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X49Y86         LUT4 (Prop_lut4_I2_O)        0.150     8.555 r  ConvAccel/outputBuffer/rgray[3]_i_2/O
                         net (fo=2, routed)           2.384    10.940    ConvAccel/outputBuffer/rgray[3]_i_2_n_0
    SLICE_X48Y86         LUT4 (Prop_lut4_I0_O)        0.360    11.300 r  ConvAccel/outputBuffer/rgray[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.300    ConvAccel/outputBuffer/rgraynext[3]
    SLICE_X48Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.022    12.025    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.121    12.146 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.514    12.660    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.255    12.915 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          1.475    14.390    ConvAccel/outputBuffer/outBuffClk
    SLICE_X48Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[3]/C
                         clock pessimism              0.000    14.390    
                         clock uncertainty           -0.266    14.124    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.075    14.199    ConvAccel/outputBuffer/rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.054ns (22.808%)  route 3.567ns (77.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.949     6.680    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.120     6.800 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.767     7.566    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/controller/Clk
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][11]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.266    11.208    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.632    10.576    ConvAccel/controller/filterSet_reg[7][11]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.054ns (22.808%)  route 3.567ns (77.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.949     6.680    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.120     6.800 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.767     7.566    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/controller/Clk
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][13]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.266    11.208    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.632    10.576    ConvAccel/controller/filterSet_reg[7][13]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.054ns (22.808%)  route 3.567ns (77.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.949     6.680    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.120     6.800 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.767     7.566    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/controller/Clk
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][14]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.266    11.208    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.632    10.576    ConvAccel/controller/filterSet_reg[7][14]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.054ns (22.808%)  route 3.567ns (77.192%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.949     6.680    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.120     6.800 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.767     7.566    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/controller/Clk
    SLICE_X35Y78         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][15]/C
                         clock pessimism              0.000    11.474    
                         clock uncertainty           -0.266    11.208    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.632    10.576    ConvAccel/controller/filterSet_reg[7][15]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.052ns (23.400%)  route 3.444ns (76.600%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.876     6.607    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.118     6.725 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.716     7.441    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X36Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][0]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.726    10.479    ConvAccel/controller/filterSet_reg[3][0]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.052ns (23.400%)  route 3.444ns (76.600%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.876     6.607    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.118     6.725 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.716     7.441    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X36Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][1]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.726    10.479    ConvAccel/controller/filterSet_reg[3][1]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.052ns (23.400%)  route 3.444ns (76.600%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.651     2.945    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          1.341     4.742    processer/cStart_tri_o[0]
    SLICE_X46Y78         LUT2 (Prop_lut2_I0_O)        0.150     4.892 r  processer/ADDst_i_2/O
                         net (fo=12, routed)          0.510     5.403    ConvAccel/controller/RDst19_out
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.328     5.731 r  ConvAccel/controller/filterSet[1][15]_i_3/O
                         net (fo=8, routed)           0.876     6.607    ConvAccel/controller/filterSet[1][15]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I1_O)        0.118     6.725 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.716     7.441    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X36Y72         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][2]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.726    10.479    ConvAccel/controller/filterSet_reg[3][2]
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.646%)  route 0.421ns (69.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.421     1.454    ConvAccel/controller/newline_tri_o[0]
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.499 r  ConvAccel/controller/datapointer[19]_i_1/O
                         net (fo=1, routed)           0.000     1.499    ConvAccel/controller/datapointer[19]_i_1_n_0
    SLICE_X46Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/controller/Clk
    SLICE_X46Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[19]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.266     1.085    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.121     1.206    ConvAccel/controller/datapointer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.343%)  route 0.407ns (68.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.407     1.440    ConvAccel/controller/newline_tri_o[0]
    SLICE_X44Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.485 r  ConvAccel/controller/datapointer[31]_i_2/O
                         net (fo=1, routed)           0.000     1.485    ConvAccel/controller/datapointer[31]_i_2_n_0
    SLICE_X44Y82         FDCE                                         r  ConvAccel/controller/datapointer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.818     0.820    ConvAccel/controller/Clk
    SLICE_X44Y82         FDCE                                         r  ConvAccel/controller/datapointer_reg[31]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.266     1.086    
    SLICE_X44Y82         FDCE (Hold_fdce_C_D)         0.091     1.177    ConvAccel/controller/datapointer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.108%)  route 0.412ns (68.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.412     1.445    ConvAccel/controller/newline_tri_o[0]
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.490 r  ConvAccel/controller/datapointer[18]_i_1/O
                         net (fo=1, routed)           0.000     1.490    ConvAccel/controller/datapointer[18]_i_1_n_0
    SLICE_X47Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/controller/Clk
    SLICE_X47Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[18]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.266     1.085    
    SLICE_X47Y81         FDCE (Hold_fdce_C_D)         0.091     1.176    ConvAccel/controller/datapointer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.056%)  route 0.413ns (68.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.413     1.446    ConvAccel/controller/newline_tri_o[0]
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.491 r  ConvAccel/controller/datapointer[20]_i_1/O
                         net (fo=1, routed)           0.000     1.491    ConvAccel/controller/datapointer[20]_i_1_n_0
    SLICE_X47Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/controller/Clk
    SLICE_X47Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[20]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.266     1.085    
    SLICE_X47Y81         FDCE (Hold_fdce_C_D)         0.092     1.177    ConvAccel/controller/datapointer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.208ns (9.684%)  route 1.940ns (90.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.940     2.997    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X49Y86         LUT4 (Prop_lut4_I2_O)        0.044     3.041 r  ConvAccel/outputBuffer/rgray[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.041    ConvAccel/outputBuffer/rgraynext[0]
    SLICE_X49Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.821     2.339    ConvAccel/outputBuffer/outBuffClk
    SLICE_X49Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.266     2.605    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.107     2.712    ConvAccel/outputBuffer/rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/CTRL_RST_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.943%)  route 0.435ns (70.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.435     1.468    ConvAccel/controller/newline_tri_o[0]
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.513 r  ConvAccel/controller/CTRL_RST_i_1/O
                         net (fo=1, routed)           0.000     1.513    ConvAccel/controller/CTRL_RST_i_1_n_0
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.818     0.820    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.266     1.086    
    SLICE_X43Y82         FDCE (Hold_fdce_C_D)         0.091     1.177    ConvAccel/controller/CTRL_RST_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.209ns (9.726%)  route 1.940ns (90.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.940     2.997    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X49Y86         LUT4 (Prop_lut4_I2_O)        0.045     3.042 r  ConvAccel/outputBuffer/rbin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.042    ConvAccel/outputBuffer/rbinnext[1]
    SLICE_X49Y86         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.821     2.339    ConvAccel/outputBuffer/outBuffClk
    SLICE_X49Y86         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.266     2.605    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.091     2.696    ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.209ns (9.721%)  route 1.941ns (90.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.941     2.998    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X49Y86         LUT6 (Prop_lut6_I3_O)        0.045     3.043 r  ConvAccel/outputBuffer/rgray[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.043    ConvAccel/outputBuffer/rgraynext[2]
    SLICE_X49Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.821     2.339    ConvAccel/outputBuffer/outBuffClk
    SLICE_X49Y86         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[2]/C
                         clock pessimism              0.000     2.339    
                         clock uncertainty            0.266     2.605    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.092     2.697    ConvAccel/outputBuffer/rgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/RDst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.262%)  route 0.472ns (71.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.472     1.505    ConvAccel/controller/cStart_tri_o[0]
    SLICE_X44Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.550 r  ConvAccel/controller/RDst_i_1/O
                         net (fo=1, routed)           0.000     1.550    ConvAccel/controller/RDst_i_1_n_0
    SLICE_X44Y80         FDCE                                         r  ConvAccel/controller/RDst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.816     0.818    ConvAccel/controller/Clk
    SLICE_X44Y80         FDCE                                         r  ConvAccel/controller/RDst_reg/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.266     1.084    
    SLICE_X44Y80         FDCE (Hold_fdce_C_D)         0.092     1.176    ConvAccel/controller/RDst_reg
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.209ns (9.538%)  route 1.982ns (90.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.557     0.893    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.982     3.039    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.045     3.084 r  ConvAccel/outputBuffer/rbin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.084    ConvAccel/outputBuffer/rbinnext[3]
    SLICE_X47Y87         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.822     2.340    ConvAccel/outputBuffer/outBuffClk
    SLICE_X47Y87         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.340    
                         clock uncertainty            0.266     2.606    
    SLICE_X47Y87         FDCE (Hold_fdce_C_D)         0.092     2.698    ConvAccel/outputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.419ns (6.162%)  route 6.380ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.380     9.743    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y73         FDCE                                         f  ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y73         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y73         FDCE (Recov_fdce_C_CLR)     -0.577    10.627    ConvAccel/controller/MULTIPLICAND_INPUT_reg[25]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.419ns (6.162%)  route 6.380ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.380     9.743    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y73         FDCE                                         f  ConvAccel/controller/MULTIPLIER_INPUT_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y73         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[33]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y73         FDCE (Recov_fdce_C_CLR)     -0.577    10.627    ConvAccel/controller/MULTIPLIER_INPUT_reg[33]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.419ns (6.162%)  route 6.380ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.380     9.743    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y73         FDCE                                         f  ConvAccel/controller/MULTIPLIER_INPUT_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y73         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[39]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y73         FDCE (Recov_fdce_C_CLR)     -0.577    10.627    ConvAccel/controller/MULTIPLIER_INPUT_reg[39]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[40]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.419ns (6.162%)  route 6.380ns (93.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.380     9.743    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y73         FDCE                                         f  ConvAccel/controller/MULTIPLIER_INPUT_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X40Y73         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[40]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X40Y73         FDCE (Recov_fdce_C_CLR)     -0.577    10.627    ConvAccel/controller/MULTIPLIER_INPUT_reg[40]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.419ns (6.202%)  route 6.336ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.336     9.699    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X38Y73         FDCE                                         f  ConvAccel/controller/MULTIPLICAND_INPUT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X38Y73         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[17]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.491    10.713    ConvAccel/controller/MULTIPLICAND_INPUT_reg[17]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.419ns (6.202%)  route 6.336ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.336     9.699    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X38Y73         FDCE                                         f  ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X38Y73         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.491    10.713    ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.419ns (6.202%)  route 6.336ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.336     9.699    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X38Y73         FDCE                                         f  ConvAccel/controller/MULTIPLICAND_INPUT_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X38Y73         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[22]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.491    10.713    ConvAccel/controller/MULTIPLICAND_INPUT_reg[22]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[33]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 0.419ns (6.202%)  route 6.336ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.336     9.699    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X38Y73         FDCE                                         f  ConvAccel/controller/MULTIPLICAND_INPUT_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/controller/Clk
    SLICE_X38Y73         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[33]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X38Y73         FDCE (Recov_fdce_C_CLR)     -0.491    10.713    ConvAccel/controller/MULTIPLICAND_INPUT_reg[33]
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterpointer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.419ns (6.281%)  route 6.252ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.252     9.615    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y78         FDCE                                         f  ConvAccel/controller/filterpointer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.470    11.473    ConvAccel/controller/Clk
    SLICE_X40Y78         FDCE                                         r  ConvAccel/controller/filterpointer_reg[4]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.577    10.630    ConvAccel/controller/filterpointer_reg[4]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterpointer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.419ns (6.281%)  route 6.252ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.650     2.944    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.419     3.363 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.252     9.615    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X40Y78         FDCE                                         f  ConvAccel/controller/filterpointer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.470    11.473    ConvAccel/controller/Clk
    SLICE_X40Y78         FDCE                                         r  ConvAccel/controller/filterpointer_reg[5]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X40Y78         FDCE (Recov_fdce_C_CLR)     -0.577    10.630    ConvAccel/controller/filterpointer_reg[5]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rbin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.128ns (6.805%)  route 1.753ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.753     2.772    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X43Y90         FDCE                                         f  ConvAccel/inputBuffer/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X43Y90         FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[0]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.145     2.381    ConvAccel/inputBuffer/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rbin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.128ns (6.805%)  route 1.753ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.753     2.772    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X43Y90         FDCE                                         f  ConvAccel/inputBuffer/rbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X43Y90         FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[2]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.145     2.381    ConvAccel/inputBuffer/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rbin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.128ns (6.805%)  route 1.753ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.753     2.772    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X43Y90         FDCE                                         f  ConvAccel/inputBuffer/rbin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X43Y90         FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.145     2.381    ConvAccel/inputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rgray_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.128ns (6.805%)  route 1.753ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.753     2.772    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X43Y90         FDCE                                         f  ConvAccel/inputBuffer/rgray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X43Y90         FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[0]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.145     2.381    ConvAccel/inputBuffer/rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rgray_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.128ns (6.805%)  route 1.753ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.753     2.772    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X43Y90         FDCE                                         f  ConvAccel/inputBuffer/rgray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X43Y90         FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[1]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X43Y90         FDCE (Remov_fdce_C_CLR)     -0.145     2.381    ConvAccel/inputBuffer/rgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.128ns (6.708%)  route 1.780ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.780     2.799    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X46Y91         FDCE                                         f  ConvAccel/inputBuffer/rq1_wgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X46Y91         FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[4]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.120     2.406    ConvAccel/inputBuffer/rq1_wgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.128ns (6.708%)  route 1.780ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.780     2.799    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X46Y91         FDCE                                         f  ConvAccel/inputBuffer/rq1_wgray_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X46Y91         FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[5]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.120     2.406    ConvAccel/inputBuffer/rq1_wgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.128ns (6.708%)  route 1.780ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.780     2.799    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X46Y91         FDCE                                         f  ConvAccel/inputBuffer/rq2_wgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X46Y91         FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[4]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.120     2.406    ConvAccel/inputBuffer/rq2_wgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.128ns (6.708%)  route 1.780ns (93.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.780     2.799    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X46Y91         FDCE                                         f  ConvAccel/inputBuffer/rq2_wgray_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X46Y91         FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[5]/C
                         clock pessimism              0.000     2.260    
                         clock uncertainty            0.266     2.526    
    SLICE_X46Y91         FDCE (Remov_fdce_C_CLR)     -0.120     2.406    ConvAccel/inputBuffer/rq2_wgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rgray_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.128ns (6.712%)  route 1.779ns (93.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.555     0.891    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         1.779     2.798    ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X50Y90         FDCE                                         f  ConvAccel/inputBuffer/rgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.821     2.256    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X50Y90         FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[3]/C
                         clock pessimism              0.000     2.256    
                         clock uncertainty            0.266     2.522    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.120     2.402    ConvAccel/inputBuffer/rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_processor_clk_wiz_0_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.580ns (28.955%)  route 1.423ns (71.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.645     1.648    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.456     2.104 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.509     2.613    ConvAccel/controller/CTRL_RST
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.737 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.914     3.651    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X39Y80         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/matrixAccel/Clk
    SLICE_X39Y80         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.074    11.514    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.109    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.580ns (28.955%)  route 1.423ns (71.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.645     1.648    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.456     2.104 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.509     2.613    ConvAccel/controller/CTRL_RST
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.737 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.914     3.651    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X39Y80         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.471    11.474    ConvAccel/matrixAccel/Clk
    SLICE_X39Y80         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.114    11.588    
                         clock uncertainty           -0.074    11.514    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.405    11.109    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.580ns (35.681%)  route 1.046ns (64.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.645     1.648    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.456     2.104 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.509     2.613    ConvAccel/controller/CTRL_RST
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.124     2.737 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.536     3.274    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X43Y83         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.475    11.478    ConvAccel/matrixAccel/Clk
    SLICE_X43Y83         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.147    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X43Y83         FDCE (Recov_fdce_C_CLR)     -0.405    11.146    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  7.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.482%)  route 0.370ns (66.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.169     0.864    ConvAccel/controller/CTRL_RST
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.045     0.909 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.200     1.109    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X43Y83         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/matrixAccel/Clk
    SLICE_X43Y83         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.252     0.569    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.477    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.338%)  route 0.548ns (74.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.169     0.864    ConvAccel/controller/CTRL_RST
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.045     0.909 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.379     1.288    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X39Y80         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.816     0.818    ConvAccel/matrixAccel/Clk
    SLICE_X39Y80         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.492    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.338%)  route 0.548ns (74.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.552     0.554    ConvAccel/controller/Clk
    SLICE_X43Y82         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDCE (Prop_fdce_C_Q)         0.141     0.695 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.169     0.864    ConvAccel/controller/CTRL_RST
    SLICE_X43Y82         LUT2 (Prop_lut2_I0_O)        0.045     0.909 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.379     1.288    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X39Y80         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1241, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.816     0.818    ConvAccel/matrixAccel/Clk
    SLICE_X39Y80         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.492    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.796    





