# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple aarch64 -passes="print<gisel-value-tracking>" %s -o - 2>&1 | FileCheck %s

---
name:            Cst
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: @Cst
    ; CHECK-NEXT: %0:_ KnownBits:00000001 SignBits:7
    ; CHECK-NEXT: %1:_ KnownBits:00000001 SignBits:7
    %0:_(s8) = G_CONSTANT i8 1
    %1:_(s8) = COPY %0
...
---
name:            CstWithClass
# We can't analyze %0 due to the lack of an LLT. We will get a default
# constructed KnownBits back. %0 will have the correct size but we will
# not know any further info.
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: @CstWithClass
    ; CHECK-NEXT: %1:_ KnownBits:???????????????????????????????? SignBits:1
    %0:gpr32 = MOVi32imm 1
    %1:_(s32) = COPY %0
...
