
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.934 ; gain = 99.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/sources_1/new/clk_divider.v:1]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_n_reg was removed.  [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/sources_1/new/clk_divider.v:34]
WARNING: [Synth 8-6014] Unused sequential element clk_n_reg was removed.  [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/sources_1/new/clk_divider.v:44]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/sources_1/new/clk_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_rs232_rx' [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_rx.v:1]
	Parameter IDLE bound to: 1'b0 
	Parameter READ bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_rx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'UART_rs232_rx' (2#1) [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_rs232_tx' [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_tx.v:1]
	Parameter IDLE bound to: 1'b0 
	Parameter WRITE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_tx.v:51]
WARNING: [Synth 8-6090] variable 'TxDone' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_tx.v:143]
INFO: [Synth 8-6155] done synthesizing module 'UART_rs232_tx' (3#1) [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_BaudRate_generator' [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_baudrate_generator.v:8]
INFO: [Synth 8-6155] done synthesizing module 'UART_BaudRate_generator' (4#1) [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_baudrate_generator.v:8]
WARNING: [Synth 8-3848] Net TxData in module/entity TOP does not have driver. [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:14]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (5#1) [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.332 ; gain = 153.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[7] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[6] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[5] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[4] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[3] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[2] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[1] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
WARNING: [Synth 8-3295] tying undriven pin I_RS232TX:TxData[0] to constant 0 [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:56]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.332 ; gain = 153.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 410.332 ; gain = 153.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/constrs_1/new/bluetooth_test2.xdc]
Finished Parsing XDC File [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/constrs_1/new/bluetooth_test2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.srcs/constrs_1/new/bluetooth_test2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 735.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'UART_rs232_rx'
INFO: [Synth 8-5544] ROM "read_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'read_enable_reg' [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/UART_rx.v:73]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    READ |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'UART_rs232_rx'
WARNING: [Synth 8-327] inferring latch for variable 'RxDone_test_reg' [D:/verilog/hardware_exp/must_success_final_project/UART_232/UART_232/src/TOP.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module UART_rs232_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module UART_rs232_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TOP has port rx_test driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[7]' (FDE) to 'I_RS232TX/in_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[6] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[6]' (FDE) to 'I_RS232TX/in_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[5] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[5]' (FDE) to 'I_RS232TX/in_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[4] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[4]' (FDE) to 'I_RS232TX/in_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[3]' (FDE) to 'I_RS232TX/in_data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[2] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[2]' (FDE) to 'I_RS232TX/in_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'I_RS232TX/in_data_reg[1]' (FDE) to 'I_RS232TX/in_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_RS232TX/in_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (I_RS232RX/read_enable_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (I_RS232TX/in_data_reg[0]) is unused and will be removed from module TOP.
INFO: [Synth 8-3886] merging instance 'I_RS232RX/debug3_reg' (FDSE) to 'I_RS232RX/debug1_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 735.777 ; gain = 479.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |     8|
|4     |LUT2   |     4|
|5     |LUT3   |    13|
|6     |LUT4   |    17|
|7     |LUT5   |    13|
|8     |LUT6   |     5|
|9     |FDCE   |    19|
|10    |FDPE   |     1|
|11    |FDRE   |    69|
|12    |FDSE   |     3|
|13    |LD     |     1|
|14    |IBUF   |     3|
|15    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------------------+------+
|      |Instance    |Module                  |Cells |
+------+------------+------------------------+------+
|1     |top         |                        |   186|
|2     |  I_BAUDGEN |UART_BaudRate_generator |    29|
|3     |  I_RS232RX |UART_rs232_rx           |    47|
|4     |  I_RS232TX |UART_rs232_tx           |    39|
|5     |  c         |clock_divider           |    50|
+------+------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 752.152 ; gain = 170.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 752.152 ; gain = 495.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 752.152 ; gain = 508.262
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/hardware_exp/must_success_final_project/bluetooth_test2/bluetooth_test2/bluetooth_test2.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 752.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan  3 16:21:44 2019...
