// Seed: 3504179457
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri  id_2,
    input  tri0 id_3
);
  assign id_2 = id_0;
  wire id_5;
  logic id_6;
  wire [-1 : -1 'd0] id_7;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    input wor id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    output supply0 id_12,
    input supply1 id_13,
    output wand id_14,
    output supply1 id_15,
    input supply0 id_16,
    output supply1 id_17
);
  module_0 modCall_1 (
      id_3,
      id_16,
      id_17,
      id_3
  );
endmodule
