-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (191 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=64,HLS_SYN_FF=15465,HLS_SYN_LUT=27952,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv192_lc_1 : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv12_FE7 : STD_LOGIC_VECTOR (11 downto 0) := "111111100111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv18_C80 : STD_LOGIC_VECTOR (17 downto 0) := "000000110010000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv14_2C : STD_LOGIC_VECTOR (13 downto 0) := "00000000101100";
    constant ap_const_lv18_600 : STD_LOGIC_VECTOR (17 downto 0) := "000000011000000000";
    constant ap_const_lv12_FFC : STD_LOGIC_VECTOR (11 downto 0) := "111111111100";
    constant ap_const_lv14_23 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100011";
    constant ap_const_lv9_1B : STD_LOGIC_VECTOR (8 downto 0) := "000011011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_CF : STD_LOGIC_VECTOR (12 downto 0) := "0000011001111";
    constant ap_const_lv24_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_const_lv9_1E : STD_LOGIC_VECTOR (8 downto 0) := "000011110";
    constant ap_const_lv17_B : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_6B000 : STD_LOGIC_VECTOR (24 downto 0) := "0000001101011000000000000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv60_FC2000000000000 : STD_LOGIC_VECTOR (59 downto 0) := "111111000010000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_3F040000000000 : STD_LOGIC_VECTOR (53 downto 0) := "111111000001000000000000000000000000000000000000000000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv48_FC8000000000 : STD_LOGIC_VECTOR (47 downto 0) := "111111001000000000000000000000000000000000000000";
    constant ap_const_lv18_2D : STD_LOGIC_VECTOR (17 downto 0) := "000000000000101101";
    constant ap_const_lv18_97 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010010111";
    constant ap_const_lv18_D80 : STD_LOGIC_VECTOR (17 downto 0) := "000000110110000000";
    constant ap_const_lv20_97 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010010111";
    constant ap_const_lv20_4680 : STD_LOGIC_VECTOR (19 downto 0) := "00000100011010000000";
    constant ap_const_lv18_138 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100111000";
    constant ap_const_lv18_B7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010110111";
    constant ap_const_lv18_2C0 : STD_LOGIC_VECTOR (17 downto 0) := "000000001011000000";
    constant ap_const_lv18_3FFD3 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111010011";
    constant ap_const_lv18_3FFD5 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111010101";
    constant ap_const_lv25_1FFFFD5 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111111010101";
    constant ap_const_lv16_EC80 : STD_LOGIC_VECTOR (15 downto 0) := "1110110010000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (191 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_10_fu_404_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_10_reg_1563 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_10_reg_1563_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_fu_422_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1571 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1571_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1571_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1571_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1578 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1578_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1578_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_1578_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_fu_442_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1591 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1591_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1591_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_reg_1591_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_fu_1410_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1192_reg_1600 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_7_fu_477_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_7_reg_1605 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_7_reg_1605_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_7_reg_1605_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_6_reg_1617 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1425_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_20_reg_1622 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_9_reg_1627 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_s_reg_1632 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln728_fu_533_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1637 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1637_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_reg_1642 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_13_fu_558_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_13_reg_1647 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_7_reg_1652 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_2_fu_612_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_2_reg_1657 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln_fu_615_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1662 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_1662_pp0_iter3_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_4_reg_1667 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_34_fu_735_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_34_reg_1672 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_34_reg_1672_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_reg_1677 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1684 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_4_reg_1689 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_1694 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_reg_1699 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_3_reg_1705 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_3_reg_1705_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_3_reg_1705_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_3_reg_1705_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_3_reg_1705_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_14_fu_1477_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_14_reg_1711 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_17_fu_1483_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_17_reg_1717 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln728_fu_1489_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln728_reg_1722 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_16_fu_767_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_16_reg_1727 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_29_fu_853_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_1732 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_1732_pp0_iter5_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1494_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_6_reg_1737 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_1742 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_35_fu_904_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_35_reg_1747 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_11_fu_948_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_11_reg_1753 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1518_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_9_reg_1758 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln700_1_fu_968_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln700_1_reg_1763 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln700_2_fu_997_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln700_2_reg_1768 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_18_fu_1003_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_reg_1773 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1526_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_38_reg_1778 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_5_reg_1783 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_23_fu_1036_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_23_reg_1788 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_7_reg_1793 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_10_reg_1798 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_28_fu_1045_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_28_reg_1803 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_1_reg_1808 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_2_reg_1813 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_5_fu_1534_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_5_reg_1818 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_8_reg_1823 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln700_fu_1107_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sub_ln700_reg_1828 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_3_fu_1116_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln700_3_reg_1833 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_20_fu_1540_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_20_reg_1838 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_21_fu_1136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_21_reg_1843 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_6_reg_1848 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_25_fu_1546_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_25_reg_1853 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_26_fu_1171_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_26_reg_1858 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_11_reg_1863 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_1_reg_1868 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_1_reg_1868_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_1_reg_1868_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_2_fu_1236_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_2_reg_1873 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal p_9_reg_1878 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_5_reg_1883 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_5_reg_1883_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_5_reg_1883_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_6_fu_1288_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal mul_ln1192_6_reg_1888 : STD_LOGIC_VECTOR (52 downto 0);
    signal r_V_22_fu_1297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_reg_1893 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_9_fu_1309_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln1192_9_reg_1898 : STD_LOGIC_VECTOR (49 downto 0);
    signal r_V_29_fu_1318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_29_reg_1903 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_3_fu_1327_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_3_reg_1908 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_7_fu_1338_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln1192_7_reg_1913 : STD_LOGIC_VECTOR (59 downto 0);
    signal mul_ln1192_10_fu_1350_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_10_reg_1918 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln1192_4_fu_1359_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_4_reg_1923 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln708_8_reg_1928 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_11_reg_1933 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call75 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call75 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call75 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call75 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call75 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call75 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call75 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call75 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call75 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call75 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call80 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call80 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call80 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call80 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call80 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call80 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call80 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call80 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call80 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call80 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp24 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call99 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call99 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call99 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call99 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call99 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call99 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call99 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call99 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call99 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call99 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp28 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call117 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call117 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call117 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call117 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call117 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call117 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call117 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call117 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call117 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call117 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp29 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call39 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call39 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call39 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call39 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call39 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call39 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call39 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call39 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call39 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call39 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp46 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call195 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call195 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call195 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call195 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call195 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call195 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call195 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call195 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call195 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call195 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp65 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call235 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call235 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call235 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call235 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call235 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call235 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call235 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call235 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call235 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call235 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp73 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call210 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call210 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call210 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call210 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call210 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call210 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call210 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call210 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call210 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call210 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp101 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce : STD_LOGIC;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call251 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call251 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call251 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call251 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call251 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call251 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call251 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call251 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call251 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call251 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp113 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call29 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call29 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call29 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call29 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call29 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call29 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call29 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call29 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call29 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call29 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp18 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call85 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call85 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call85 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call85 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call85 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call85 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call85 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call85 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call85 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call85 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp26 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call177 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call177 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call177 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call177 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call177 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call177 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call177 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call177 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call177 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call177 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp30 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call95 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call95 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call95 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call95 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call95 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call95 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call95 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call95 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call95 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call95 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp61 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call226 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call226 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call226 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call226 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call226 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call226 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call226 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call226 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call226 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call226 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp72 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call56 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call56 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call56 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call56 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call56 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call56 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call65 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call65 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call65 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call65 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call65 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call65 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call65 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call65 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call65 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call65 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp82 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call109 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call109 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call109 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call109 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call109 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call109 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call109 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call109 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call109 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call109 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp88 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call114 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call114 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call114 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call114 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call114 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call114 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call114 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call114 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call114 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call114 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce : STD_LOGIC;
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call170 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call170 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call170 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call170 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call170 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call170 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call170 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call170 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call170 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call170 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp135 : BOOLEAN;
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg : STD_LOGIC := '0';
    signal grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1416_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1433_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1442_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1451_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_30_fu_536_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_30_fu_536_p2 : signal is "no";
    signal shl_ln1118_3_fu_551_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_4_fu_562_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_14_fu_569_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_33_fu_573_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1459_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln703_fu_626_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_3_fu_637_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_35_fu_640_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_4_fu_646_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_13_fu_650_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1468_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_4_fu_622_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_7_fu_681_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_8_fu_692_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_26_fu_688_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_27_fu_699_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_38_fu_676_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_39_fu_703_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_23_fu_709_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_44_fu_715_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_2_fu_732_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_3_fu_749_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_11_fu_753_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln703_5_fu_763_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_794_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_8_fu_801_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_5_fu_785_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_779_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_7_fu_791_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_3_fu_811_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_2_fu_805_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1192_fu_817_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_9_fu_827_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_831_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_831_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_9_fu_827_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_10_fu_839_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_30_fu_843_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1192_fu_821_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_11_fu_849_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_32_fu_862_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_1_fu_868_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_32_fu_871_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_fu_877_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_890_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_35_fu_904_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_1_fu_901_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_35_fu_904_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_fu_1502_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_3_fu_782_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_36_fu_915_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln703_fu_910_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal rhs_V_1_fu_921_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_fu_1510_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_5_fu_941_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_18_fu_938_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal lhs_V_1_fu_957_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1192_fu_929_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of sub_ln1192_fu_929_p2 : signal is "no";
    signal sext_ln1192_6_fu_934_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_6_fu_977_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1118_20_fu_974_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_15_fu_984_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln700_2_fu_997_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln700_2_fu_997_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_18_fu_1003_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1118_6_fu_788_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_fu_1003_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_fu_1012_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1116_4_fu_1009_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_19_fu_1012_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_19_fu_1012_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_6_fu_1022_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln703_6_fu_1033_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_28_fu_1045_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1253_fu_1051_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_34_fu_1054_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1063_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_15_fu_1060_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln700_11_fu_1071_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_7_fu_1075_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln700_1_fu_1094_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln700_1_fu_1094_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln1_fu_1100_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_1_fu_1094_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_3_fu_1116_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_18_fu_1121_p2 : STD_LOGIC_VECTOR (24 downto 0);
    attribute use_dsp48 of ret_V_18_fu_1121_p2 : signal is "no";
    signal r_V_21_fu_1136_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_5_fu_1133_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_21_fu_1136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_fu_1145_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1116_7_fu_1142_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_23_fu_1145_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_24_fu_1154_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_8_fu_1151_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_24_fu_1154_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_fu_1145_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_24_fu_1154_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_26_fu_1171_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_10_fu_1168_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_26_fu_1171_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_fu_1183_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_31_fu_1197_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_fu_1194_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_31_fu_1197_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_31_fu_1197_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_1203_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1552_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal rhs_V_fu_1211_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_31_fu_1215_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_31_fu_1215_p2 : signal is "no";
    signal mul_ln1192_2_fu_1236_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1192_2_fu_1236_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal shl_ln700_1_fu_1242_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_s_fu_1254_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sub_ln700_1_fu_1249_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal rhs_V_4_fu_1262_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_37_fu_1266_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_6_fu_1288_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_6_fu_1288_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_22_fu_1297_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_6_fu_1294_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_fu_1297_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1192_9_fu_1309_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_9_fu_1309_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_29_fu_1318_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1116_11_fu_1315_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_29_fu_1318_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1192_3_fu_1327_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1192_3_fu_1327_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln1192_7_fu_1338_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_7_fu_1338_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal mul_ln1192_10_fu_1350_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_10_fu_1350_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln1192_4_fu_1359_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_41_fu_1364_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal ret_V_45_fu_1379_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_33_fu_1394_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_fu_1410_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1416_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_24_fu_489_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1416_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1416_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1425_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1433_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1433_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1442_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1442_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1442_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1451_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1459_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1468_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_21_fu_656_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1468_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1468_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_14_fu_1477_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_13_fu_746_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_14_fu_1477_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_17_fu_1483_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_16_fu_759_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_17_fu_1483_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln728_fu_1489_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_fu_1489_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_7_fu_1502_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_6_fu_776_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_fu_1502_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_10_fu_1510_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_9_fu_859_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_10_fu_1510_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1526_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1552_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to8 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component cos_lut_ap_fixed_12_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sin_lut_ap_fixed_12_6_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        input_V : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_mul_mul_12s_7ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_9ns_13ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_9ns_16ns_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_12s_10ns_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_9ns_11ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_7s_18s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_20s_24ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mac_mulsub_14s_14s_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mul_mul_12s_12s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_14s_14s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_12s_7s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_mul_sub_8s_13s_14s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_12s_8s_18s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_18s_7s_24s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mul_mul_17s_20s_40_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component myproject_mul_mul_16s_25s_43_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component myproject_mul_mul_16s_18s_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce,
        input_V => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce,
        input_V => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce,
        input_V => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce,
        input_V => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce,
        input_V => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce,
        input_V => trunc_ln708_6_reg_1617,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce,
        input_V => trunc_ln708_s_reg_1632,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce,
        input_V => trunc_ln708_7_reg_1652,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305 : component cos_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start,
        ap_done => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done,
        ap_idle => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle,
        ap_ready => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready,
        ap_ce => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce,
        input_V => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V,
        ap_return => grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce,
        input_V => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce,
        input_V => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce,
        input_V => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce,
        input_V => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce,
        input_V => trunc_ln708_9_reg_1627,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce,
        input_V => trunc_ln_reg_1642,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce,
        input_V => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce,
        input_V => p_Val2_10_reg_1563_pp0_iter1_reg,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce,
        input_V => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395 : component sin_lut_ap_fixed_12_6_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start,
        ap_done => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done,
        ap_idle => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle,
        ap_ready => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready,
        ap_ce => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce,
        input_V => trunc_ln708_4_reg_1667,
        ap_return => grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return);

    myproject_mul_mul_12s_7ns_18_1_1_U17 : component myproject_mul_mul_12s_7ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_3_fu_442_p4,
        din1 => mul_ln1192_fu_1410_p1,
        dout => mul_ln1192_fu_1410_p2);

    myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18 : component myproject_mac_muladd_12s_9ns_13ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 13,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1416_p0,
        din1 => grp_fu_1416_p1,
        din2 => grp_fu_1416_p2,
        dout => grp_fu_1416_p3);

    myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19 : component myproject_mac_muladd_12s_9ns_16ns_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 16,
        dout_WIDTH => 20)
    port map (
        din0 => p_Val2_10_fu_404_p4,
        din1 => grp_fu_1425_p1,
        din2 => grp_fu_1425_p2,
        dout => grp_fu_1425_p3);

    myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20 : component myproject_mac_muladd_12s_10ns_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_10_fu_404_p4,
        din1 => grp_fu_1433_p1,
        din2 => grp_fu_1433_p2,
        dout => grp_fu_1433_p3);

    myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21 : component myproject_mac_muladd_12s_9ns_11ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        din2_WIDTH => 11,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1442_p0,
        din1 => grp_fu_1442_p1,
        din2 => grp_fu_1442_p2,
        dout => grp_fu_1442_p3);

    myproject_mac_muladd_12s_7s_18s_18_1_1_U22 : component myproject_mac_muladd_12s_7s_18s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => p_Val2_2_reg_1578,
        din1 => grp_fu_1451_p1,
        din2 => mul_ln1192_reg_1600,
        dout => grp_fu_1451_p3);

    myproject_mac_muladd_12s_20s_24ns_24_1_1_U23 : component myproject_mac_muladd_12s_20s_24ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 20,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_10_reg_1563,
        din1 => ret_V_20_reg_1622,
        din2 => grp_fu_1459_p2,
        dout => grp_fu_1459_p3);

    myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24 : component myproject_mac_mulsub_14s_14s_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1468_p0,
        din1 => grp_fu_1468_p1,
        din2 => grp_fu_1468_p2,
        dout => grp_fu_1468_p3);

    myproject_mul_mul_12s_12s_24_1_1_U25 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_14_fu_1477_p0,
        din1 => r_V_14_fu_1477_p1,
        dout => r_V_14_fu_1477_p2);

    myproject_mul_mul_14s_14s_28_1_1_U26 : component myproject_mul_mul_14s_14s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 28)
    port map (
        din0 => r_V_17_fu_1483_p0,
        din1 => r_V_17_fu_1483_p1,
        dout => r_V_17_fu_1483_p2);

    myproject_mul_mul_12s_7s_18_1_1_U27 : component myproject_mul_mul_12s_7s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln728_fu_1489_p0,
        din1 => mul_ln728_fu_1489_p1,
        dout => mul_ln728_fu_1489_p2);

    myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28 : component myproject_mac_mul_sub_8s_13s_14s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 13,
        din2_WIDTH => 14,
        dout_WIDTH => 20)
    port map (
        din0 => p_4_reg_1689,
        din1 => ret_V_fu_877_p2,
        din2 => tmp_5_fu_890_p3,
        dout => grp_fu_1494_p3);

    myproject_mul_mul_12s_12s_24_1_1_U29 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_7_fu_1502_p0,
        din1 => r_V_7_fu_1502_p1,
        dout => r_V_7_fu_1502_p2);

    myproject_mul_mul_12s_12s_24_1_1_U30 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_10_fu_1510_p0,
        din1 => r_V_10_fu_1510_p1,
        dout => r_V_10_fu_1510_p2);

    myproject_mac_muladd_12s_8s_18s_20_1_1_U31 : component myproject_mac_muladd_12s_8s_18s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 20)
    port map (
        din0 => p_Val2_1_reg_1571_pp0_iter3_reg,
        din1 => p_3_reg_1705,
        din2 => lhs_V_1_fu_957_p3,
        dout => grp_fu_1518_p3);

    myproject_mac_muladd_18s_7s_24s_25_1_1_U32 : component myproject_mac_muladd_18s_7s_24s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => r_V_19_fu_1012_p2,
        din1 => grp_fu_1526_p1,
        din2 => lhs_V_6_fu_1022_p3,
        dout => grp_fu_1526_p3);

    myproject_mul_mul_17s_20s_40_1_1_U33 : component myproject_mul_mul_17s_20s_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 20,
        dout_WIDTH => 40)
    port map (
        din0 => ret_V_7_fu_1075_p2,
        din1 => ret_V_6_reg_1737,
        dout => r_V_5_fu_1534_p2);

    myproject_mul_mul_16s_25s_43_1_1_U34 : component myproject_mul_mul_16s_25s_43_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 25,
        dout_WIDTH => 43)
    port map (
        din0 => r_V_35_reg_1747,
        din1 => ret_V_18_fu_1121_p2,
        dout => r_V_20_fu_1540_p2);

    myproject_mul_mul_16s_18s_34_1_1_U35 : component myproject_mul_mul_16s_18s_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        din0 => r_V_24_fu_1154_p2,
        din1 => r_V_23_fu_1145_p2,
        dout => r_V_25_fu_1546_p2);

    myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36 : component myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 14,
        din2_WIDTH => 8,
        din3_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => ret_V_29_reg_1732_pp0_iter5_reg,
        din1 => grp_fu_1552_p1,
        din2 => p_1_reg_1808,
        din3 => lhs_V_fu_1183_p3,
        dout => grp_fu_1552_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready = ap_const_logic_1)) then 
                    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready = ap_const_logic_1)) then 
                    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv192_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln700_1_reg_1763 <= add_ln700_1_fu_968_p2;
                lhs_V_2_reg_1657 <= lhs_V_2_fu_612_p1;
                mul_ln1192_10_reg_1918 <= mul_ln1192_10_fu_1350_p2;
                mul_ln1192_2_reg_1873 <= mul_ln1192_2_fu_1236_p2;
                mul_ln1192_3_reg_1908 <= mul_ln1192_3_fu_1327_p2;
                mul_ln1192_4_reg_1923 <= mul_ln1192_4_fu_1359_p2;
                mul_ln1192_6_reg_1888 <= mul_ln1192_6_fu_1288_p2;
                mul_ln1192_7_reg_1913 <= mul_ln1192_7_fu_1338_p2;
                mul_ln1192_9_reg_1898 <= mul_ln1192_9_fu_1309_p2;
                mul_ln700_2_reg_1768 <= mul_ln700_2_fu_997_p2;
                mul_ln700_3_reg_1833 <= mul_ln700_3_fu_1116_p2;
                mul_ln728_reg_1722 <= mul_ln728_fu_1489_p2;
                p_0_reg_1677 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return;
                p_10_reg_1798 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return;
                p_11_reg_1863 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return;
                p_1_reg_1808 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return;
                p_2_reg_1813 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return;
                p_3_reg_1705 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return;
                p_3_reg_1705_pp0_iter4_reg <= p_3_reg_1705;
                p_3_reg_1705_pp0_iter5_reg <= p_3_reg_1705_pp0_iter4_reg;
                p_3_reg_1705_pp0_iter6_reg <= p_3_reg_1705_pp0_iter5_reg;
                p_3_reg_1705_pp0_iter7_reg <= p_3_reg_1705_pp0_iter6_reg;
                p_4_reg_1689 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return;
                p_5_reg_1783 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return;
                p_6_reg_1848 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return;
                p_7_reg_1793 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return;
                p_8_reg_1823 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return;
                p_9_reg_1878 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return;
                p_Val2_1_reg_1571_pp0_iter2_reg <= p_Val2_1_reg_1571_pp0_iter1_reg;
                p_Val2_1_reg_1571_pp0_iter3_reg <= p_Val2_1_reg_1571_pp0_iter2_reg;
                p_Val2_2_reg_1578_pp0_iter2_reg <= p_Val2_2_reg_1578_pp0_iter1_reg;
                p_Val2_2_reg_1578_pp0_iter3_reg <= p_Val2_2_reg_1578_pp0_iter2_reg;
                p_Val2_3_reg_1591_pp0_iter2_reg <= p_Val2_3_reg_1591_pp0_iter1_reg;
                p_Val2_3_reg_1591_pp0_iter3_reg <= p_Val2_3_reg_1591_pp0_iter2_reg;
                p_Val2_4_reg_1699 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return;
                p_Val2_5_reg_1694 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;
                p_Val2_6_reg_1742 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return;
                p_Val2_7_reg_1605_pp0_iter2_reg <= p_Val2_7_reg_1605_pp0_iter1_reg;
                p_Val2_s_reg_1684 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return;
                r_V_11_reg_1753 <= r_V_11_fu_948_p2;
                r_V_14_reg_1711 <= r_V_14_fu_1477_p2;
                r_V_17_reg_1717 <= r_V_17_fu_1483_p2;
                r_V_18_reg_1773 <= r_V_18_fu_1003_p2;
                r_V_20_reg_1838 <= r_V_20_fu_1540_p2;
                r_V_21_reg_1843 <= r_V_21_fu_1136_p2;
                r_V_22_reg_1893 <= r_V_22_fu_1297_p2;
                r_V_25_reg_1853 <= r_V_25_fu_1546_p2;
                r_V_26_reg_1858 <= r_V_26_fu_1171_p2;
                r_V_29_reg_1903 <= r_V_29_fu_1318_p2;
                r_V_35_reg_1747 <= r_V_35_fu_904_p2;
                r_V_5_reg_1818 <= r_V_5_fu_1534_p2;
                ret_V_16_reg_1727 <= ret_V_16_fu_767_p2;
                ret_V_23_reg_1788 <= ret_V_23_fu_1036_p2;
                ret_V_28_reg_1803 <= ret_V_28_fu_1045_p2;
                ret_V_29_reg_1732 <= ret_V_29_fu_853_p2;
                ret_V_29_reg_1732_pp0_iter5_reg <= ret_V_29_reg_1732;
                ret_V_34_reg_1672 <= ret_V_34_fu_735_p2;
                ret_V_34_reg_1672_pp0_iter4_reg <= ret_V_34_reg_1672;
                sext_ln728_reg_1637_pp0_iter2_reg <= sext_ln728_reg_1637;
                    shl_ln_reg_1662(13 downto 2) <= shl_ln_fu_615_p3(13 downto 2);
                    shl_ln_reg_1662_pp0_iter3_reg(13 downto 2) <= shl_ln_reg_1662(13 downto 2);
                sub_ln700_reg_1828 <= sub_ln700_fu_1107_p2;
                trunc_ln708_11_reg_1933 <= ret_V_45_fu_1379_p2(53 downto 42);
                trunc_ln708_1_reg_1868 <= ret_V_31_fu_1215_p2(23 downto 12);
                trunc_ln708_1_reg_1868_pp0_iter7_reg <= trunc_ln708_1_reg_1868;
                trunc_ln708_1_reg_1868_pp0_iter8_reg <= trunc_ln708_1_reg_1868_pp0_iter7_reg;
                trunc_ln708_4_reg_1667 <= grp_fu_1468_p3(17 downto 6);
                trunc_ln708_5_reg_1883 <= ret_V_37_fu_1266_p2(47 downto 36);
                trunc_ln708_5_reg_1883_pp0_iter7_reg <= trunc_ln708_5_reg_1883;
                trunc_ln708_5_reg_1883_pp0_iter8_reg <= trunc_ln708_5_reg_1883_pp0_iter7_reg;
                trunc_ln708_8_reg_1928 <= ret_V_41_fu_1364_p2(59 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1192_reg_1600 <= mul_ln1192_fu_1410_p2;
                p_Val2_10_reg_1563 <= x_V_in_sig(179 downto 168);
                p_Val2_10_reg_1563_pp0_iter1_reg <= p_Val2_10_reg_1563;
                p_Val2_1_reg_1571 <= x_V_in_sig(59 downto 48);
                p_Val2_1_reg_1571_pp0_iter1_reg <= p_Val2_1_reg_1571;
                p_Val2_2_reg_1578 <= x_V_in_sig(191 downto 180);
                p_Val2_2_reg_1578_pp0_iter1_reg <= p_Val2_2_reg_1578;
                p_Val2_3_reg_1591 <= x_V_in_sig(35 downto 24);
                p_Val2_3_reg_1591_pp0_iter1_reg <= p_Val2_3_reg_1591;
                p_Val2_7_reg_1605 <= x_V_in_sig(47 downto 36);
                p_Val2_7_reg_1605_pp0_iter1_reg <= p_Val2_7_reg_1605;
                    sext_ln1118_13_reg_1647(17 downto 5) <= sext_ln1118_13_fu_558_p1(17 downto 5);
                sext_ln728_reg_1637 <= sext_ln728_fu_533_p1;
                trunc_ln708_6_reg_1617 <= grp_fu_1416_p3(17 downto 6);
                trunc_ln708_7_reg_1652 <= grp_fu_1459_p3(23 downto 12);
                trunc_ln708_9_reg_1627 <= grp_fu_1433_p3(17 downto 6);
                trunc_ln708_s_reg_1632 <= grp_fu_1442_p3(17 downto 6);
                trunc_ln_reg_1642 <= ret_V_30_fu_536_p2(17 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_20_reg_1622 <= grp_fu_1425_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ret_V_38_reg_1778 <= grp_fu_1526_p3;
                ret_V_6_reg_1737 <= grp_fu_1494_p3;
                ret_V_9_reg_1758 <= grp_fu_1518_p3;
            end if;
        end if;
    end process;
    sext_ln1118_13_reg_1647(4 downto 0) <= "00000";
    shl_ln_reg_1662(1 downto 0) <= "00";
    shl_ln_reg_1662_pp0_iter3_reg(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_23_fu_709_p2 <= std_logic_vector(unsigned(r_V_38_fu_676_p2) + unsigned(r_V_39_fu_703_p2));
    add_ln1192_2_fu_805_p2 <= std_logic_vector(signed(sext_ln1118_8_fu_801_p1) + signed(sext_ln1118_5_fu_785_p1));
    add_ln1192_3_fu_811_p2 <= std_logic_vector(signed(r_V_fu_779_p1) + signed(sext_ln1118_7_fu_791_p1));
    add_ln1192_fu_821_p2 <= std_logic_vector(unsigned(add_ln1192_2_fu_805_p2) + unsigned(sext_ln1192_fu_817_p1));
    add_ln700_1_fu_968_p2 <= std_logic_vector(unsigned(sub_ln1192_fu_929_p2) + unsigned(sext_ln1192_6_fu_934_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp101_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp101 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp113_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp113 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp135_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp135 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp18_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp18 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp24_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp24 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp26_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp26 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp28_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp28 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp29_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp29 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp30_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp30 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp46_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp46 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp61_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp61 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp65_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp65 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp72_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp72 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp73_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp73 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp79 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp82_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp82 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp88_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp88 <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call109_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call109 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call114_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call114 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call117_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call117 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call170_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call170 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call177_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call177 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call195_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call195 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call210_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call210 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call226_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call226 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call235_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call235 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call251_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call251 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call29_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call29 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call39_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call39 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call56_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call56 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call65_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call65 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call75 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call80_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call80 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call85_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call85 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call95_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call95 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call99 <= ((ap_start = ap_const_logic_0) or (x_V_ap_vld_in_sig = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call114 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call177 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call226 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call235 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to8)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V <= x_V_in_sig(12 - 1 downto 0);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp24)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp24) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V <= std_logic_vector(signed(p_Val2_10_fu_404_p4) - signed(p_Val2_1_fu_422_p4));

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp28)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp28) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V <= x_V_in_sig(47 downto 36);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp29)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V <= x_V_in_sig(35 downto 24);

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp46)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp46) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg;
    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V <= std_logic_vector(signed(p_Val2_2_reg_1578) + signed(p_Val2_1_reg_1571));

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp65)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp65) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp73)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp73) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp101)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp101) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp113)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp113) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce <= ap_const_logic_1;
        else 
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg;
    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V <= ret_V_44_fu_715_p2(17 downto 6);
    grp_fu_1416_p0 <= sext_ln1118_24_fu_489_p1(12 - 1 downto 0);
    grp_fu_1416_p1 <= ap_const_lv18_97(9 - 1 downto 0);
    grp_fu_1416_p2 <= ap_const_lv18_D80(13 - 1 downto 0);
    grp_fu_1425_p1 <= ap_const_lv20_97(9 - 1 downto 0);
    grp_fu_1425_p2 <= ap_const_lv20_4680(16 - 1 downto 0);
    grp_fu_1433_p1 <= ap_const_lv18_138(10 - 1 downto 0);
    grp_fu_1433_p2 <= (p_Val2_7_fu_477_p4 & ap_const_lv6_0);
    grp_fu_1442_p0 <= sext_ln1118_24_fu_489_p1(12 - 1 downto 0);
    grp_fu_1442_p1 <= ap_const_lv18_B7(9 - 1 downto 0);
    grp_fu_1442_p2 <= ap_const_lv18_2C0(11 - 1 downto 0);
    grp_fu_1451_p1 <= ap_const_lv18_3FFD3(7 - 1 downto 0);
    grp_fu_1459_p2 <= (p_Val2_7_reg_1605 & ap_const_lv12_0);
    grp_fu_1468_p0 <= sext_ln1118_21_fu_656_p1(14 - 1 downto 0);
    grp_fu_1468_p1 <= sext_ln1118_21_fu_656_p1(14 - 1 downto 0);
    grp_fu_1468_p2 <= (p_Val2_3_reg_1591_pp0_iter1_reg & ap_const_lv6_0);
    grp_fu_1526_p1 <= ap_const_lv25_1FFFFD5(7 - 1 downto 0);
    grp_fu_1552_p1 <= ap_const_lv16_EC80(14 - 1 downto 0);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V <= x_V_in_sig(35 downto 24);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp26)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp26) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V <= std_logic_vector(signed(p_Val2_3_fu_442_p4) + signed(ap_const_lv12_FE7));

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp30)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp30) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V <= x_V_in_sig(47 downto 36);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp61)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp61) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg;
    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V <= r_V_33_fu_573_p2(17 downto 6);

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp72)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp72) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp79)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp79) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp82) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg;
    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V <= std_logic_vector(unsigned(sub_ln703_fu_626_p2) + unsigned(ap_const_lv12_12));

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp88)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp88) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg;
    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V <= std_logic_vector(signed(p_Val2_7_reg_1605_pp0_iter2_reg) + signed(ap_const_lv12_FFC));

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp135)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp135) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce <= ap_const_logic_1;
        else 
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg;
    lhs_V_1_fu_957_p3 <= (p_Val2_2_reg_1578_pp0_iter3_reg & ap_const_lv6_0);
        lhs_V_2_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_reg_1563_pp0_iter1_reg),13));

        lhs_V_3_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_34_fu_735_p2),14));

        lhs_V_4_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_fu_640_p2),14));

    lhs_V_6_fu_1022_p3 <= (mul_ln728_reg_1722 & ap_const_lv6_0);
    lhs_V_fu_1183_p3 <= (ret_V_28_reg_1803 & ap_const_lv6_0);
    mul_ln1192_10_fu_1350_p0 <= r_V_29_reg_1903;
    mul_ln1192_10_fu_1350_p1 <= mul_ln1192_9_reg_1898;
    mul_ln1192_10_fu_1350_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_10_fu_1350_p0) * signed(mul_ln1192_10_fu_1350_p1))), 54));
    mul_ln1192_2_fu_1236_p0 <= p_8_reg_1823;
    mul_ln1192_2_fu_1236_p1 <= r_V_5_reg_1818(37 - 1 downto 0);
    mul_ln1192_2_fu_1236_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(std_logic_vector(signed(mul_ln1192_2_fu_1236_p0) * signed(mul_ln1192_2_fu_1236_p1))), 48));
    mul_ln1192_3_fu_1327_p0 <= p_9_reg_1878;
    mul_ln1192_3_fu_1327_p1 <= mul_ln1192_2_reg_1873(45 - 1 downto 0);
    mul_ln1192_3_fu_1327_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_3_fu_1327_p0) * signed(mul_ln1192_3_fu_1327_p1))), 48));
    mul_ln1192_4_fu_1359_p0 <= p_3_reg_1705_pp0_iter7_reg;
    mul_ln1192_4_fu_1359_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_1359_p0) * signed(mul_ln1192_3_reg_1908))), 48));
    mul_ln1192_6_fu_1288_p0 <= r_V_21_reg_1843;
    mul_ln1192_6_fu_1288_p1 <= r_V_20_reg_1838(41 - 1 downto 0);
    mul_ln1192_6_fu_1288_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_6_fu_1288_p0) * signed(mul_ln1192_6_fu_1288_p1))), 53));
    mul_ln1192_7_fu_1338_p0 <= r_V_22_reg_1893;
    mul_ln1192_7_fu_1338_p1 <= mul_ln1192_6_reg_1888;
    mul_ln1192_7_fu_1338_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_7_fu_1338_p0) * signed(mul_ln1192_7_fu_1338_p1))), 60));
    mul_ln1192_9_fu_1309_p0 <= r_V_26_reg_1858;
    mul_ln1192_9_fu_1309_p1 <= r_V_25_reg_1853;
    mul_ln1192_9_fu_1309_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_9_fu_1309_p0) * signed(mul_ln1192_9_fu_1309_p1))), 50));
    mul_ln1192_fu_1410_p1 <= ap_const_lv18_2D(7 - 1 downto 0);
    mul_ln700_1_fu_1094_p0 <= ret_V_9_reg_1758;
    mul_ln700_1_fu_1094_p1 <= r_V_11_reg_1753;
    mul_ln700_1_fu_1094_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_1094_p0) * signed(mul_ln700_1_fu_1094_p1))), 36));
    mul_ln700_2_fu_997_p0 <= r_V_17_reg_1717;
    mul_ln700_2_fu_997_p1 <= r_V_15_fu_984_p2;
    mul_ln700_2_fu_997_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_2_fu_997_p0) * signed(mul_ln700_2_fu_997_p1))), 48));
    mul_ln700_3_fu_1116_p0 <= r_V_18_reg_1773;
    mul_ln700_3_fu_1116_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_3_fu_1116_p0) * signed(mul_ln700_2_reg_1768))), 48));
    mul_ln728_fu_1489_p0 <= sext_ln728_reg_1637_pp0_iter2_reg(12 - 1 downto 0);
    mul_ln728_fu_1489_p1 <= ap_const_lv18_3FFD5(7 - 1 downto 0);
    p_Val2_10_fu_404_p4 <= x_V_in_sig(179 downto 168);
    p_Val2_1_fu_422_p4 <= x_V_in_sig(59 downto 48);
    p_Val2_3_fu_442_p4 <= x_V_in_sig(35 downto 24);
    p_Val2_7_fu_477_p4 <= x_V_in_sig(47 downto 36);
    r_V_10_fu_1510_p0 <= r_V_9_fu_859_p1(12 - 1 downto 0);
    r_V_10_fu_1510_p1 <= r_V_9_fu_859_p1(12 - 1 downto 0);
    r_V_11_fu_948_p2 <= std_logic_vector(unsigned(shl_ln1118_5_fu_941_p3) - unsigned(sext_ln1118_18_fu_938_p1));
        r_V_13_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1605_pp0_iter2_reg),24));

    r_V_14_fu_1477_p0 <= r_V_13_fu_746_p1(12 - 1 downto 0);
    r_V_14_fu_1477_p1 <= r_V_13_fu_746_p1(12 - 1 downto 0);
    r_V_15_fu_984_p2 <= std_logic_vector(unsigned(shl_ln1118_6_fu_977_p3) - unsigned(sext_ln1118_20_fu_974_p1));
        r_V_16_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_fu_753_p2),28));

    r_V_17_fu_1483_p0 <= r_V_16_fu_759_p1(14 - 1 downto 0);
    r_V_17_fu_1483_p1 <= r_V_16_fu_759_p1(14 - 1 downto 0);
    r_V_18_fu_1003_p0 <= sext_ln1118_6_fu_788_p1(8 - 1 downto 0);
    r_V_18_fu_1003_p1 <= sext_ln1118_6_fu_788_p1(8 - 1 downto 0);
    r_V_18_fu_1003_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_18_fu_1003_p0) * signed(r_V_18_fu_1003_p1))), 16));
    r_V_19_fu_1012_p0 <= sext_ln1116_4_fu_1009_p1(9 - 1 downto 0);
    r_V_19_fu_1012_p1 <= sext_ln1116_4_fu_1009_p1(9 - 1 downto 0);
    r_V_19_fu_1012_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_19_fu_1012_p0) * signed(r_V_19_fu_1012_p1))), 18));
    r_V_21_fu_1136_p0 <= sext_ln1116_5_fu_1133_p1(8 - 1 downto 0);
    r_V_21_fu_1136_p1 <= sext_ln1116_5_fu_1133_p1(8 - 1 downto 0);
    r_V_21_fu_1136_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_21_fu_1136_p0) * signed(r_V_21_fu_1136_p1))), 16));
    r_V_22_fu_1297_p0 <= sext_ln1116_6_fu_1294_p1(8 - 1 downto 0);
    r_V_22_fu_1297_p1 <= sext_ln1116_6_fu_1294_p1(8 - 1 downto 0);
    r_V_22_fu_1297_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_22_fu_1297_p0) * signed(r_V_22_fu_1297_p1))), 16));
    r_V_23_fu_1145_p0 <= sext_ln1116_7_fu_1142_p1(9 - 1 downto 0);
    r_V_23_fu_1145_p1 <= sext_ln1116_7_fu_1142_p1(9 - 1 downto 0);
    r_V_23_fu_1145_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_23_fu_1145_p0) * signed(r_V_23_fu_1145_p1))), 18));
    r_V_24_fu_1154_p0 <= sext_ln1116_8_fu_1151_p1(8 - 1 downto 0);
    r_V_24_fu_1154_p1 <= sext_ln1116_8_fu_1151_p1(8 - 1 downto 0);
    r_V_24_fu_1154_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_24_fu_1154_p0) * signed(r_V_24_fu_1154_p1))), 16));
    r_V_26_fu_1171_p0 <= sext_ln1116_10_fu_1168_p1(8 - 1 downto 0);
    r_V_26_fu_1171_p1 <= sext_ln1116_10_fu_1168_p1(8 - 1 downto 0);
    r_V_26_fu_1171_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_26_fu_1171_p0) * signed(r_V_26_fu_1171_p1))), 16));
    r_V_29_fu_1318_p0 <= sext_ln1116_11_fu_1315_p1(8 - 1 downto 0);
    r_V_29_fu_1318_p1 <= sext_ln1116_11_fu_1315_p1(8 - 1 downto 0);
    r_V_29_fu_1318_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_29_fu_1318_p0) * signed(r_V_29_fu_1318_p1))), 16));
    r_V_30_fu_843_p2 <= std_logic_vector(signed(sext_ln1118_9_fu_827_p1) + signed(sext_ln1118_10_fu_839_p1));
    r_V_31_fu_1197_p0 <= sext_ln1116_fu_1194_p1(8 - 1 downto 0);
    r_V_31_fu_1197_p1 <= sext_ln1116_fu_1194_p1(8 - 1 downto 0);
    r_V_31_fu_1197_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_31_fu_1197_p0) * signed(r_V_31_fu_1197_p1))), 16));
    r_V_32_fu_862_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(r_V_fu_779_p1));
    r_V_33_fu_573_p2 <= std_logic_vector(signed(sext_ln1118_13_fu_558_p1) - signed(sext_ln1118_14_fu_569_p1));
    r_V_34_fu_1054_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln1253_fu_1051_p1));
    r_V_35_fu_904_p0 <= sext_ln1116_1_fu_901_p1(8 - 1 downto 0);
    r_V_35_fu_904_p1 <= sext_ln1116_1_fu_901_p1(8 - 1 downto 0);
    r_V_35_fu_904_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_35_fu_904_p0) * signed(r_V_35_fu_904_p1))), 16));
    r_V_36_fu_915_p2 <= std_logic_vector(signed(sext_ln1118_5_fu_785_p1) - signed(sext_ln1118_3_fu_782_p1));
    r_V_38_fu_676_p2 <= std_logic_vector(signed(sext_ln1118_13_reg_1647) - signed(sext_ln1118_4_fu_622_p1));
    r_V_39_fu_703_p2 <= std_logic_vector(signed(sext_ln1118_26_fu_688_p1) - signed(sext_ln1118_27_fu_699_p1));
        r_V_6_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1578_pp0_iter3_reg),24));

    r_V_7_fu_1502_p0 <= r_V_6_fu_776_p1(12 - 1 downto 0);
    r_V_7_fu_1502_p1 <= r_V_6_fu_776_p1(12 - 1 downto 0);
        r_V_9_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1591_pp0_iter3_reg),24));

        r_V_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1578_pp0_iter3_reg),13));

    ret_V_11_fu_753_p2 <= std_logic_vector(signed(lhs_V_3_fu_749_p1) + signed(ap_const_lv14_23));
    ret_V_13_fu_650_p2 <= std_logic_vector(signed(lhs_V_4_fu_646_p1) + signed(ap_const_lv14_2C));
    ret_V_16_fu_767_p2 <= std_logic_vector(signed(sext_ln703_5_fu_763_p1) + signed(ap_const_lv9_1B));
    ret_V_18_fu_1121_p2 <= std_logic_vector(signed(ret_V_38_reg_1778) + signed(ap_const_lv25_6B000));
    ret_V_23_fu_1036_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1033_p1) + signed(ap_const_lv9_1E));
    ret_V_28_fu_1045_p0 <= ret_V_34_reg_1672_pp0_iter4_reg;
    ret_V_28_fu_1045_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_28_fu_1045_p0) * signed('0' &ap_const_lv17_B))), 17));
    ret_V_29_fu_853_p2 <= std_logic_vector(unsigned(add_ln1192_fu_821_p2) - unsigned(sext_ln1118_11_fu_849_p1));
    ret_V_30_fu_536_p2 <= std_logic_vector(signed(grp_fu_1451_p3) + signed(ap_const_lv18_C80));
    ret_V_31_fu_1215_p2 <= std_logic_vector(signed(grp_fu_1552_p4) + signed(rhs_V_fu_1211_p1));
    ret_V_32_fu_871_p2 <= std_logic_vector(unsigned(r_V_32_fu_862_p2) - unsigned(sext_ln703_1_fu_868_p1));
    ret_V_33_fu_1394_p2 <= std_logic_vector(unsigned(mul_ln1192_4_reg_1923) + unsigned(ap_const_lv48_FC8000000000));
    ret_V_34_fu_735_p2 <= std_logic_vector(signed(lhs_V_2_reg_1657) - signed(rhs_V_2_fu_732_p1));
    ret_V_35_fu_640_p2 <= std_logic_vector(signed(lhs_V_2_fu_612_p1) - signed(rhs_V_3_fu_637_p1));
    ret_V_37_fu_1266_p2 <= std_logic_vector(unsigned(sub_ln700_1_fu_1249_p2) + unsigned(rhs_V_4_fu_1262_p1));
    ret_V_41_fu_1364_p2 <= std_logic_vector(unsigned(mul_ln1192_7_reg_1913) + unsigned(ap_const_lv60_FC2000000000000));
    ret_V_44_fu_715_p2 <= std_logic_vector(unsigned(add_ln1192_23_fu_709_p2) + unsigned(ap_const_lv18_600));
    ret_V_45_fu_1379_p2 <= std_logic_vector(unsigned(mul_ln1192_10_reg_1918) + unsigned(ap_const_lv54_3F040000000000));
    ret_V_7_fu_1075_p2 <= std_logic_vector(signed(sext_ln1118_15_fu_1060_p1) + signed(sext_ln700_11_fu_1071_p1));
    ret_V_fu_877_p2 <= std_logic_vector(unsigned(ret_V_32_fu_871_p2) + unsigned(ap_const_lv13_CF));
    rhs_V_1_fu_921_p3 <= (r_V_36_fu_915_p2 & ap_const_lv6_0);
        rhs_V_2_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1571_pp0_iter2_reg),13));

        rhs_V_3_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_reg_1605_pp0_iter1_reg),13));

        rhs_V_4_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1254_p3),48));

        rhs_V_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_1203_p3),24));

        sext_ln1116_10_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_10_reg_1798),16));

        sext_ln1116_11_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_11_reg_1863),16));

        sext_ln1116_1_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1699),16));

        sext_ln1116_4_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_16_reg_1727),18));

        sext_ln1116_5_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_5_reg_1783),16));

        sext_ln1116_6_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_6_reg_1848),16));

        sext_ln1116_7_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_1788),18));

        sext_ln1116_8_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_7_reg_1793),16));

        sext_ln1116_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_2_reg_1813),16));

        sext_ln1118_10_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_831_p3),11));

        sext_ln1118_11_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_fu_843_p2),15));

        sext_ln1118_13_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_551_p3),18));

        sext_ln1118_14_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_562_p3),18));

        sext_ln1118_15_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_35_reg_1747),17));

        sext_ln1118_18_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_fu_1510_p2),26));

        sext_ln1118_20_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_14_reg_1711),26));

        sext_ln1118_21_fu_656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_650_p2),18));

        sext_ln1118_24_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_7_fu_477_p4),18));

        sext_ln1118_26_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_681_p3),18));

        sext_ln1118_27_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_692_p3),18));

        sext_ln1118_3_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1578_pp0_iter3_reg),15));

        sext_ln1118_4_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_615_p3),18));

        sext_ln1118_5_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_reg_1662_pp0_iter3_reg),15));

        sext_ln1118_6_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_reg_1677),16));

        sext_ln1118_7_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0_reg_1677),13));

        sext_ln1118_8_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_794_p3),15));

    sext_ln1118_9_fu_827_p0 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;
        sext_ln1118_9_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_9_fu_827_p0),11));

        sext_ln1192_6_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_1_fu_921_p3),24));

        sext_ln1192_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_3_fu_811_p2),15));

        sext_ln1253_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_6_reg_1742),9));

        sext_ln700_11_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1063_p3),17));

        sext_ln703_1_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1684),13));

        sext_ln703_5_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return),9));

        sext_ln703_6_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1699),9));

        sext_ln728_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_2_reg_1578),18));

    shl_ln1118_3_fu_551_p3 <= (p_Val2_2_reg_1578 & ap_const_lv5_0);
    shl_ln1118_4_fu_562_p3 <= (p_Val2_2_reg_1578 & ap_const_lv3_0);
    shl_ln1118_5_fu_941_p3 <= (r_V_10_fu_1510_p2 & ap_const_lv2_0);
    shl_ln1118_6_fu_977_p3 <= (r_V_14_reg_1711 & ap_const_lv2_0);
    shl_ln1118_7_fu_681_p3 <= (p_Val2_7_reg_1605_pp0_iter1_reg & ap_const_lv5_0);
    shl_ln1118_8_fu_692_p3 <= (p_Val2_7_reg_1605_pp0_iter1_reg & ap_const_lv2_0);
    shl_ln1_fu_1100_p3 <= (add_ln700_1_reg_1763 & ap_const_lv12_0);
    shl_ln700_1_fu_1242_p3 <= (sub_ln700_reg_1828 & ap_const_lv12_0);
    shl_ln703_fu_910_p2 <= std_logic_vector(shift_left(unsigned(r_V_7_fu_1502_p2),to_integer(unsigned('0' & ap_const_lv24_2(24-1 downto 0)))));
    shl_ln_fu_615_p3 <= (p_Val2_2_reg_1578_pp0_iter1_reg & ap_const_lv2_0);
    sub_ln1192_fu_929_p2 <= std_logic_vector(signed(r_V_7_fu_1502_p2) - signed(shl_ln703_fu_910_p2));
    sub_ln700_1_fu_1249_p2 <= std_logic_vector(unsigned(shl_ln700_1_fu_1242_p3) - unsigned(mul_ln700_3_reg_1833));
    sub_ln700_fu_1107_p2 <= std_logic_vector(unsigned(shl_ln1_fu_1100_p3) - unsigned(mul_ln700_1_fu_1094_p2));
    sub_ln703_fu_626_p2 <= std_logic_vector(unsigned(p_Val2_10_reg_1563_pp0_iter1_reg) - unsigned(p_Val2_3_reg_1591_pp0_iter1_reg));
    tmp_2_fu_794_p3 <= (p_0_reg_1677 & ap_const_lv2_0);
    tmp_3_fu_831_p1 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;
    tmp_3_fu_831_p3 <= (tmp_3_fu_831_p1 & ap_const_lv2_0);
    tmp_4_fu_1203_p3 <= (r_V_31_fu_1197_p2 & ap_const_lv6_0);
    tmp_5_fu_890_p3 <= (p_Val2_5_reg_1694 & ap_const_lv6_0);
    tmp_fu_1063_p3 <= (r_V_34_fu_1054_p2 & ap_const_lv6_0);
    tmp_s_fu_1254_p3 <= (grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return & ap_const_lv36_0);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_1_reg_1868_pp0_iter8_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_33_fu_1394_p2(47 downto 36);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_5_reg_1883_pp0_iter8_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_8_reg_1928;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_11_reg_1933;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
