# 3-bit-adder-subtractor
Verilog implementation of a 3-bit binary adder/subtractor using twoâ€™s complement logic and overflow detection. Demonstrates arithmetic circuit design
