load Wire16.hdl,
output-file Wire16.out,
compare-to Wire16.cmp,
output-list in%B1.1.1 out%B1.16.1;

set in 0,
eval,
output;

set in 1,
eval,
output;
