// Seed: 954494020
module module_0;
  wire id_1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3
);
  assign id_1 = 1;
  tri id_5 = 1 & 1;
  assign id_0 = id_3;
  logic [7:0] id_6;
  id_7 :
  assert property (@(id_2) id_6[(1)][""]) id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    input  wire  id_1,
    input  wor   id_2,
    output logic id_3
);
  id_5(
      .id_0(id_3), .id_1(1'b0), .id_2(1'b0)
  );
  module_0 modCall_1 ();
  always id_3 <= 1;
endmodule
