###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        69473   # Number of WRITE/WRITEP commands
num_reads_done                 =       378213   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       303354   # Number of read row buffer hits
num_read_cmds                  =       378213   # Number of READ/READP commands
num_writes_done                =        69481   # Number of read requests issued
num_write_row_hits             =        56304   # Number of write row buffer hits
num_act_cmds                   =        88220   # Number of ACT commands
num_pre_cmds                   =        88193   # Number of PRE commands
num_ondemand_pres              =        68262   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9250266   # Cyles of rank active rank.0
rank_active_cycles.1           =      8917783   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       749734   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1082217   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       408552   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4687   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1532   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2845   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2293   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          436   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          211   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          329   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          687   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25041   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          196   # Write cmd latency (cycles)
write_latency[40-59]           =          422   # Write cmd latency (cycles)
write_latency[60-79]           =          815   # Write cmd latency (cycles)
write_latency[80-99]           =         1463   # Write cmd latency (cycles)
write_latency[100-119]         =         1993   # Write cmd latency (cycles)
write_latency[120-139]         =         2834   # Write cmd latency (cycles)
write_latency[140-159]         =         3651   # Write cmd latency (cycles)
write_latency[160-179]         =         4112   # Write cmd latency (cycles)
write_latency[180-199]         =         3822   # Write cmd latency (cycles)
write_latency[200-]            =        50154   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       194058   # Read request latency (cycles)
read_latency[40-59]            =        53624   # Read request latency (cycles)
read_latency[60-79]            =        50166   # Read request latency (cycles)
read_latency[80-99]            =        14508   # Read request latency (cycles)
read_latency[100-119]          =        11835   # Read request latency (cycles)
read_latency[120-139]          =         9516   # Read request latency (cycles)
read_latency[140-159]          =         4922   # Read request latency (cycles)
read_latency[160-179]          =         3837   # Read request latency (cycles)
read_latency[180-199]          =         3102   # Read request latency (cycles)
read_latency[200-]             =        32645   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.46809e+08   # Write energy
read_energy                    =  1.52495e+09   # Read energy
act_energy                     =   2.4137e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.59872e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.19464e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77217e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.5647e+09   # Active standby energy rank.1
average_read_latency           =      82.3687   # Average read request latency (cycles)
average_interarrival           =      22.3365   # Average request interarrival latency (cycles)
total_energy                   =   1.5034e+10   # Total energy (pJ)
average_power                  =       1503.4   # Average power (mW)
average_bandwidth              =      3.82032   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       105817   # Number of WRITE/WRITEP commands
num_reads_done                 =       437069   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       342740   # Number of read row buffer hits
num_read_cmds                  =       437069   # Number of READ/READP commands
num_writes_done                =       105824   # Number of read requests issued
num_write_row_hits             =        81417   # Number of write row buffer hits
num_act_cmds                   =       119113   # Number of ACT commands
num_pre_cmds                   =       119082   # Number of PRE commands
num_ondemand_pres              =        96751   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9074420   # Cyles of rank active rank.0
rank_active_cycles.1           =      9035950   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       925580   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       964050   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       505724   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2824   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1465   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2915   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2268   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          362   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          218   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          328   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          661   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1128   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25000   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          253   # Write cmd latency (cycles)
write_latency[40-59]           =          427   # Write cmd latency (cycles)
write_latency[60-79]           =          980   # Write cmd latency (cycles)
write_latency[80-99]           =         1889   # Write cmd latency (cycles)
write_latency[100-119]         =         2993   # Write cmd latency (cycles)
write_latency[120-139]         =         4615   # Write cmd latency (cycles)
write_latency[140-159]         =         5877   # Write cmd latency (cycles)
write_latency[160-179]         =         6600   # Write cmd latency (cycles)
write_latency[180-199]         =         6266   # Write cmd latency (cycles)
write_latency[200-]            =        75916   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       190412   # Read request latency (cycles)
read_latency[40-59]            =        63479   # Read request latency (cycles)
read_latency[60-79]            =        62940   # Read request latency (cycles)
read_latency[80-99]            =        21280   # Read request latency (cycles)
read_latency[100-119]          =        16259   # Read request latency (cycles)
read_latency[120-139]          =        13204   # Read request latency (cycles)
read_latency[140-159]          =         7070   # Read request latency (cycles)
read_latency[160-179]          =         5508   # Read request latency (cycles)
read_latency[180-199]          =         4669   # Read request latency (cycles)
read_latency[200-]             =        52248   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.28238e+08   # Write energy
read_energy                    =  1.76226e+09   # Read energy
act_energy                     =  3.25893e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.44278e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.62744e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66244e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63843e+09   # Active standby energy rank.1
average_read_latency           =      109.427   # Average read request latency (cycles)
average_interarrival           =      18.4197   # Average request interarrival latency (cycles)
total_energy                   =  1.55289e+10   # Total energy (pJ)
average_power                  =      1552.89   # Average power (mW)
average_bandwidth              =      4.63269   # Average bandwidth
