

================================================================
== Vivado HLS Report for 'KWTA_mini1_theta'
================================================================
* Date:           Sat Aug 25 21:49:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        KWTAmini1_0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.739|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    8|    2|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    585|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    853|
|Register         |        -|      -|     510|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     510|   1438|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |heap_tree_V_U  |KWTA_mini1_theta_bkb  |        2|  0|   0|    64|   64|     1|         4096|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    64|   64|     1|         4096|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp2_fu_940_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp3_fu_949_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp5_fu_1053_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp6_fu_1062_p2                 |     +    |      0|  0|  15|           7|           7|
    |tmp_13_fu_958_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_19_fu_1071_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_20_fu_1088_p2               |     +    |      0|  0|  19|          14|          14|
    |p_not1_fu_969_p2                |     -    |      0|  0|  71|           1|          64|
    |p_not_fu_842_p2                 |     -    |      0|  0|  71|           1|          64|
    |ap_condition_395                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_495                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_579                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_746                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_829                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_910                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state2  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2  |    and   |      0|  0|   2|           1|           1|
    |p_Val2_3_fu_975_p2              |    and   |      0|  0|  64|          64|          64|
    |p_Val2_s_fu_862_p2              |    and   |      0|  0|  64|          64|          64|
    |tmp_10_fu_926_p2                |   icmp   |      0|  0|  13|          16|           1|
    |tmp_15_fu_1013_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_16_fu_1023_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_17_fu_1033_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_18_fu_1039_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_1_fu_823_p2                 |   icmp   |      0|  0|  29|          64|           1|
    |tmp_23_fu_1111_p2               |   icmp   |      0|  0|  29|          64|           1|
    |tmp_3_fu_781_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_5_fu_900_p2                 |   icmp   |      0|  0|  13|          16|           1|
    |tmp_8_fu_910_p2                 |   icmp   |      0|  0|  13|          16|           1|
    |tmp_fu_772_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |tmp_s_fu_920_p2                 |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io              |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_836_p2               |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 585|         469|         337|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |alloc_addr                             |  15|          3|   32|         96|
    |alloc_addr_blk_n                       |   9|          2|    1|          2|
    |alloc_cmd_blk_n                        |   9|          2|    1|          2|
    |alloc_free_target_blk_n                |   9|          2|    1|          2|
    |alloc_size_blk_n                       |   9|          2|    1|          2|
    |ap_NS_fsm                              |  50|         11|    1|         11|
    |ap_phi_mux_p_0167_0_i1_phi_fu_292_p34  |  85|         17|    4|         68|
    |ap_phi_mux_p_0167_0_i_phi_fu_534_p34   |  85|         17|    4|         68|
    |ap_phi_mux_p_0244_0_i_phi_fu_719_p34   |  89|         18|    5|         90|
    |ap_phi_mux_p_0252_0_i1_phi_fu_348_p34  |  89|         18|    5|         90|
    |ap_phi_mux_p_0252_0_i_phi_fu_590_p34   |  89|         18|    5|         90|
    |ap_sig_ioackin_alloc_addr_ap_ack       |   9|          2|    1|          2|
    |heap_tree_V_address0                   |  27|          5|    6|         30|
    |heap_tree_V_d0                         |  15|          3|   64|        192|
    |p_0244_0_i1_reg_458                    |  85|         17|    5|         85|
    |p_0248_0_i1_reg_401                    |  85|         17|    5|         85|
    |p_0248_0_i_reg_643                     |  85|         17|    5|         85|
    |top_heap_V                             |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 853|        173|  210|       1128|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DD_V_1_reg_1260                   |  16|   0|   16|          0|
    |alloc_cmd_read_reg_1135           |   8|   0|    8|          0|
    |alloc_free_target_re_reg_1146     |  32|   0|   32|          0|
    |alloc_size_read_reg_1141          |  32|   0|   32|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_reg_ioackin_alloc_addr_ap_ack  |   1|   0|    1|          0|
    |or_cond_reg_1181                  |   1|   0|    1|          0|
    |p_0167_0_i1_cast_reg_1205         |   4|   0|    6|          2|
    |p_0167_0_i_cast_reg_1267          |   4|   0|    6|          2|
    |p_0244_0_i1_reg_458               |   5|   0|    5|          0|
    |p_0248_0_i1_reg_401               |   5|   0|    6|          1|
    |p_0248_0_i_reg_643                |   5|   0|    6|          1|
    |p_0252_0_i1_cast_reg_1213         |   5|   0|    7|          2|
    |p_0252_0_i_cast_reg_1275          |   5|   0|    7|          2|
    |p_Val2_2_reg_1156                 |  64|   0|   64|          0|
    |p_Val2_4_reg_1240                 |  64|   0|   64|          0|
    |p_not1_reg_1246                   |  64|   0|   64|          0|
    |p_not_reg_1185                    |  64|   0|   64|          0|
    |tmp_13_reg_1224                   |   8|   0|    8|          0|
    |tmp_14_reg_1230                   |   8|   0|   64|         56|
    |tmp_18_reg_1283                   |   1|   0|    1|          0|
    |tmp_19_reg_1287                   |   8|   0|    8|          0|
    |tmp_20_reg_1292                   |  14|   0|   14|          0|
    |tmp_25_reg_1166                   |   6|   0|    6|          0|
    |tmp_3_reg_1162                    |   1|   0|    1|          0|
    |tmp_6_reg_1171                    |  10|   0|   64|         54|
    |tmp_reg_1152                      |   1|   0|    1|          0|
    |top_heap_V                        |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 510|   0|  630|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  KWTA_mini1_theta | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  KWTA_mini1_theta | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  KWTA_mini1_theta | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  KWTA_mini1_theta | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  KWTA_mini1_theta | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  KWTA_mini1_theta | return value |
|alloc_size                |  in |   32|    ap_hs   |     alloc_size    |    pointer   |
|alloc_size_ap_vld         |  in |    1|    ap_hs   |     alloc_size    |    pointer   |
|alloc_size_ap_ack         | out |    1|    ap_hs   |     alloc_size    |    pointer   |
|alloc_free_target         |  in |   32|    ap_hs   | alloc_free_target |    pointer   |
|alloc_free_target_ap_vld  |  in |    1|    ap_hs   | alloc_free_target |    pointer   |
|alloc_free_target_ap_ack  | out |    1|    ap_hs   | alloc_free_target |    pointer   |
|alloc_addr                | out |   32|    ap_hs   |     alloc_addr    |    pointer   |
|alloc_addr_ap_vld         | out |    1|    ap_hs   |     alloc_addr    |    pointer   |
|alloc_addr_ap_ack         |  in |    1|    ap_hs   |     alloc_addr    |    pointer   |
|alloc_cmd                 |  in |    8|    ap_hs   |     alloc_cmd     |    pointer   |
|alloc_cmd_ap_vld          |  in |    1|    ap_hs   |     alloc_cmd     |    pointer   |
|alloc_cmd_ap_ack          | out |    1|    ap_hs   |     alloc_cmd     |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp & !or_cond)
	10  / (tmp & or_cond)
3 --> 
	10  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !152"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !156"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !160"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !164"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @KWTA_mini1_theta_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i64]* @heap_tree_V, [1 x i8]* @p_str, [13 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [KWTAmini1_0/top.cc:97]   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_free_target, i32* %alloc_addr, i8* %alloc_cmd, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:99]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [KWTAmini1_0/top.cc:105]   --->   Operation 18 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:106]   --->   Operation 19 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [KWTAmini1_0/top.cc:112]   --->   Operation 20 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:113]   --->   Operation 21 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)" [KWTAmini1_0/top.cc:114]   --->   Operation 22 'read' 'alloc_cmd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)" [KWTAmini1_0/top.cc:115]   --->   Operation 23 'read' 'alloc_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)" [KWTAmini1_0/top.cc:116]   --->   Operation 24 'read' 'alloc_free_target_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_7)" [KWTAmini1_0/top.cc:117]   --->   Operation 25 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 26 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %alloc_cmd_read, 2" [KWTAmini1_0/top.cc:118]   --->   Operation 26 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i64* @top_heap_V, align 8" [KWTAmini1_0/top.cc:122]   --->   Operation 27 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %132" [KWTAmini1_0/top.cc:118]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%tmp_3 = icmp eq i8 %alloc_cmd_read, 3" [KWTAmini1_0/top.cc:145]   --->   Operation 29 'icmp' 'tmp_3' <Predicate = (!tmp)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %133, label %134" [KWTAmini1_0/top.cc:145]   --->   Operation 30 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [KWTAmini1_0/top.cc:156]   --->   Operation 31 'specregionbegin' 'tmp_12' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:157]   --->   Operation 32 'specprotocol' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)" [KWTAmini1_0/top.cc:158]   --->   Operation 33 'write' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_12)" [KWTAmini1_0/top.cc:159]   --->   Operation 34 'specregionend' 'empty_26' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %135"   --->   Operation 35 'br' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %alloc_free_target_re to i6" [KWTAmini1_0/top.cc:148]   --->   Operation 36 'trunc' 'tmp_25' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %alloc_free_target_re, i32 6, i32 15)" [KWTAmini1_0/top.cc:149]   --->   Operation 37 'partselect' 'p_Result_2' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %p_Result_2 to i64" [KWTAmini1_0/top.cc:151]   --->   Operation 38 'zext' 'tmp_6' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%heap_tree_V_addr = getelementptr [64 x i64]* @heap_tree_V, i64 0, i64 %tmp_6" [KWTAmini1_0/top.cc:151]   --->   Operation 39 'getelementptr' 'heap_tree_V_addr' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i64* %heap_tree_V_addr, align 8" [KWTAmini1_0/top.cc:151]   --->   Operation 40 'load' 'p_Val2_1' <Predicate = (!tmp & tmp_3)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_assign_1 = zext i10 %p_Result_2 to i32" [KWTAmini1_0/top.cc:152]   --->   Operation 41 'zext' 'i_assign_1' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_2, i32 %i_assign_1, i1 true)" [KWTAmini1_0/top.cc:152]   --->   Operation 42 'bitset' 'p_Result_1' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "store i64 %p_Result_1, i64* @top_heap_V, align 8" [KWTAmini1_0/top.cc:152]   --->   Operation 43 'store' <Predicate = (!tmp & tmp_3)> <Delay = 1.76>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [KWTAmini1_0/top.cc:120]   --->   Operation 44 'specregionbegin' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:121]   --->   Operation 45 'specprotocol' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.77ns)   --->   "%tmp_1 = icmp eq i64 %p_Val2_2, 0" [KWTAmini1_0/top.cc:122]   --->   Operation 46 'icmp' 'tmp_1' <Predicate = (tmp)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %alloc_size_read, i32 1)" [KWTAmini1_0/top.cc:122]   --->   Operation 47 'bitselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%or_cond = or i1 %tmp_1, %tmp_2" [KWTAmini1_0/top.cc:122]   --->   Operation 48 'or' 'or_cond' <Predicate = (tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %_ZlsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit" [KWTAmini1_0/top.cc:122]   --->   Operation 49 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.52ns)   --->   "%p_not = sub i64 0, %p_Val2_2" [KWTAmini1_0/top.cc:129]   --->   Operation 50 'sub' 'p_not' <Predicate = (tmp & !or_cond)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [KWTAmini1_0/top.cc:123]   --->   Operation 51 'specregionbegin' 'tmp_11' <Predicate = (tmp & or_cond)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:124]   --->   Operation 52 'specprotocol' <Predicate = (tmp & or_cond)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)" [KWTAmini1_0/top.cc:125]   --->   Operation 53 'write' <Predicate = (tmp & or_cond)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_11)" [KWTAmini1_0/top.cc:126]   --->   Operation 54 'specregionend' 'empty_23' <Predicate = (tmp & or_cond)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %131" [KWTAmini1_0/top.cc:126]   --->   Operation 55 'br' <Predicate = (tmp & or_cond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%i_assign = zext i6 %tmp_25 to i32" [KWTAmini1_0/top.cc:151]   --->   Operation 56 'zext' 'i_assign' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i64* %heap_tree_V_addr, align 8" [KWTAmini1_0/top.cc:151]   --->   Operation 57 'load' 'p_Val2_1' <Predicate = (tmp_3)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_1, i32 %i_assign, i1 true)" [KWTAmini1_0/top.cc:151]   --->   Operation 58 'bitset' 'p_Result_s' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%heap_tree_V_addr_1 = getelementptr [64 x i64]* @heap_tree_V, i64 0, i64 %tmp_6" [KWTAmini1_0/top.cc:151]   --->   Operation 59 'getelementptr' 'heap_tree_V_addr_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* %heap_tree_V_addr_1, align 8" [KWTAmini1_0/top.cc:151]   --->   Operation 60 'store' <Predicate = (tmp_3)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %135" [KWTAmini1_0/top.cc:153]   --->   Operation 61 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %136"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.65>
ST_4 : Operation 63 [1/1] (0.99ns)   --->   "%p_Val2_s = and i64 %p_Val2_2, %p_not" [KWTAmini1_0/top.cc:129]   --->   Operation 63 'and' 'p_Val2_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%AA_V = trunc i64 %p_Val2_s to i16" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:129]   --->   Operation 64 'trunc' 'AA_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%BB_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_s, i32 16, i32 31)" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:129]   --->   Operation 65 'partselect' 'BB_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%CC_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_s, i32 32, i32 47)" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:129]   --->   Operation 66 'partselect' 'CC_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%DD_V = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_s, i32 48, i32 63)" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:129]   --->   Operation 67 'partselect' 'DD_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.42ns)   --->   "%tmp_5 = icmp eq i16 %AA_V, 0" [KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 68 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.19ns)   --->   "br i1 %tmp_5, label %._crit_edge.i483, label %2" [KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 69 'br' <Predicate = true> <Delay = 2.19>
ST_4 : Operation 70 [1/1] (2.19ns)   --->   "switch i16 %AA_V, label %._crit_edge.i483 [
    i16 -32768, label %17
    i16 2, label %3
    i16 4, label %4
    i16 8, label %5
    i16 16, label %6
    i16 32, label %7
    i16 64, label %8
    i16 128, label %9
    i16 256, label %10
    i16 512, label %11
    i16 1024, label %12
    i16 2048, label %13
    i16 4096, label %14
    i16 8192, label %15
    i16 16384, label %16
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 70 'switch' <Predicate = (!tmp_5)> <Delay = 2.19>
ST_4 : Operation 71 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 71 'br' <Predicate = (!tmp_5 & AA_V == 16384)> <Delay = 2.19>
ST_4 : Operation 72 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 72 'br' <Predicate = (!tmp_5 & AA_V == 8192)> <Delay = 2.19>
ST_4 : Operation 73 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 73 'br' <Predicate = (!tmp_5 & AA_V == 4096)> <Delay = 2.19>
ST_4 : Operation 74 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 74 'br' <Predicate = (!tmp_5 & AA_V == 2048)> <Delay = 2.19>
ST_4 : Operation 75 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 75 'br' <Predicate = (!tmp_5 & AA_V == 1024)> <Delay = 2.19>
ST_4 : Operation 76 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 76 'br' <Predicate = (!tmp_5 & AA_V == 512)> <Delay = 2.19>
ST_4 : Operation 77 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 77 'br' <Predicate = (!tmp_5 & AA_V == 256)> <Delay = 2.19>
ST_4 : Operation 78 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 78 'br' <Predicate = (!tmp_5 & AA_V == 128)> <Delay = 2.19>
ST_4 : Operation 79 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 79 'br' <Predicate = (!tmp_5 & AA_V == 64)> <Delay = 2.19>
ST_4 : Operation 80 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 80 'br' <Predicate = (!tmp_5 & AA_V == 32)> <Delay = 2.19>
ST_4 : Operation 81 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 81 'br' <Predicate = (!tmp_5 & AA_V == 16)> <Delay = 2.19>
ST_4 : Operation 82 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 82 'br' <Predicate = (!tmp_5 & AA_V == 8)> <Delay = 2.19>
ST_4 : Operation 83 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 83 'br' <Predicate = (!tmp_5 & AA_V == 4)> <Delay = 2.19>
ST_4 : Operation 84 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 84 'br' <Predicate = (!tmp_5 & AA_V == 2)> <Delay = 2.19>
ST_4 : Operation 85 [1/1] (2.19ns)   --->   "br label %._crit_edge.i483" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:129]   --->   Operation 85 'br' <Predicate = (!tmp_5 & AA_V == 32768)> <Delay = 2.19>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_0167_0_i1 = phi i4 [ 0, %_ZlsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ -1, %17 ], [ -2, %16 ], [ -3, %15 ], [ -4, %14 ], [ -5, %13 ], [ -6, %12 ], [ -7, %11 ], [ -8, %10 ], [ 7, %9 ], [ 6, %8 ], [ 5, %7 ], [ 4, %6 ], [ 3, %5 ], [ 2, %4 ], [ 1, %3 ], [ 0, %2 ]"   --->   Operation 86 'phi' 'p_0167_0_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_0167_0_i1_cast = zext i4 %p_0167_0_i1 to i6" [KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 87 'zext' 'p_0167_0_i1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.42ns)   --->   "%tmp_8 = icmp eq i16 %BB_V, 0" [KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 88 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (2.23ns)   --->   "br i1 %tmp_8, label %._crit_edge355.i488, label %18" [KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 89 'br' <Predicate = true> <Delay = 2.23>
ST_4 : Operation 90 [1/1] (2.23ns)   --->   "switch i16 %BB_V, label %._crit_edge355.i488 [
    i16 -32768, label %33
    i16 2, label %19
    i16 4, label %20
    i16 8, label %21
    i16 16, label %22
    i16 32, label %23
    i16 64, label %24
    i16 128, label %25
    i16 256, label %26
    i16 512, label %27
    i16 1024, label %28
    i16 2048, label %29
    i16 4096, label %30
    i16 8192, label %31
    i16 16384, label %32
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 90 'switch' <Predicate = (!tmp_8)> <Delay = 2.23>
ST_4 : Operation 91 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 91 'br' <Predicate = (!tmp_8 & BB_V == 16384)> <Delay = 2.23>
ST_4 : Operation 92 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 92 'br' <Predicate = (!tmp_8 & BB_V == 8192)> <Delay = 2.23>
ST_4 : Operation 93 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 93 'br' <Predicate = (!tmp_8 & BB_V == 4096)> <Delay = 2.23>
ST_4 : Operation 94 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 94 'br' <Predicate = (!tmp_8 & BB_V == 2048)> <Delay = 2.23>
ST_4 : Operation 95 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 95 'br' <Predicate = (!tmp_8 & BB_V == 1024)> <Delay = 2.23>
ST_4 : Operation 96 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 96 'br' <Predicate = (!tmp_8 & BB_V == 512)> <Delay = 2.23>
ST_4 : Operation 97 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 97 'br' <Predicate = (!tmp_8 & BB_V == 256)> <Delay = 2.23>
ST_4 : Operation 98 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 98 'br' <Predicate = (!tmp_8 & BB_V == 128)> <Delay = 2.23>
ST_4 : Operation 99 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 99 'br' <Predicate = (!tmp_8 & BB_V == 64)> <Delay = 2.23>
ST_4 : Operation 100 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 100 'br' <Predicate = (!tmp_8 & BB_V == 32)> <Delay = 2.23>
ST_4 : Operation 101 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 101 'br' <Predicate = (!tmp_8 & BB_V == 16)> <Delay = 2.23>
ST_4 : Operation 102 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 102 'br' <Predicate = (!tmp_8 & BB_V == 8)> <Delay = 2.23>
ST_4 : Operation 103 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 103 'br' <Predicate = (!tmp_8 & BB_V == 4)> <Delay = 2.23>
ST_4 : Operation 104 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 104 'br' <Predicate = (!tmp_8 & BB_V == 2)> <Delay = 2.23>
ST_4 : Operation 105 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i488" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:129]   --->   Operation 105 'br' <Predicate = (!tmp_8 & BB_V == 32768)> <Delay = 2.23>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_0252_0_i1 = phi i5 [ 0, %._crit_edge.i483 ], [ -1, %33 ], [ -2, %32 ], [ -3, %31 ], [ -4, %30 ], [ -5, %29 ], [ -6, %28 ], [ -7, %27 ], [ -8, %26 ], [ -9, %25 ], [ -10, %24 ], [ -11, %23 ], [ -12, %22 ], [ -13, %21 ], [ -14, %20 ], [ -15, %19 ], [ -16, %18 ]"   --->   Operation 106 'phi' 'p_0252_0_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_0252_0_i1_cast = zext i5 %p_0252_0_i1 to i7" [KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 107 'zext' 'p_0252_0_i1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %CC_V, 0" [KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 108 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (2.23ns)   --->   "br i1 %tmp_s, label %._crit_edge356.i493, label %34" [KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 109 'br' <Predicate = true> <Delay = 2.23>
ST_4 : Operation 110 [1/1] (2.23ns)   --->   "switch i16 %CC_V, label %._crit_edge356.i493 [
    i16 -32768, label %49
    i16 2, label %35
    i16 4, label %36
    i16 8, label %37
    i16 16, label %38
    i16 32, label %39
    i16 64, label %40
    i16 128, label %41
    i16 256, label %42
    i16 512, label %43
    i16 1024, label %44
    i16 2048, label %45
    i16 4096, label %46
    i16 8192, label %47
    i16 16384, label %48
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 110 'switch' <Predicate = (!tmp_s)> <Delay = 2.23>
ST_4 : Operation 111 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 111 'br' <Predicate = (!tmp_s & CC_V == 16384)> <Delay = 2.23>
ST_4 : Operation 112 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 112 'br' <Predicate = (!tmp_s & CC_V == 8192)> <Delay = 2.23>
ST_4 : Operation 113 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 113 'br' <Predicate = (!tmp_s & CC_V == 4096)> <Delay = 2.23>
ST_4 : Operation 114 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 114 'br' <Predicate = (!tmp_s & CC_V == 2048)> <Delay = 2.23>
ST_4 : Operation 115 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 115 'br' <Predicate = (!tmp_s & CC_V == 1024)> <Delay = 2.23>
ST_4 : Operation 116 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 116 'br' <Predicate = (!tmp_s & CC_V == 512)> <Delay = 2.23>
ST_4 : Operation 117 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 117 'br' <Predicate = (!tmp_s & CC_V == 256)> <Delay = 2.23>
ST_4 : Operation 118 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 118 'br' <Predicate = (!tmp_s & CC_V == 128)> <Delay = 2.23>
ST_4 : Operation 119 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 119 'br' <Predicate = (!tmp_s & CC_V == 64)> <Delay = 2.23>
ST_4 : Operation 120 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 120 'br' <Predicate = (!tmp_s & CC_V == 32)> <Delay = 2.23>
ST_4 : Operation 121 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 121 'br' <Predicate = (!tmp_s & CC_V == 16)> <Delay = 2.23>
ST_4 : Operation 122 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 122 'br' <Predicate = (!tmp_s & CC_V == 8)> <Delay = 2.23>
ST_4 : Operation 123 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 123 'br' <Predicate = (!tmp_s & CC_V == 4)> <Delay = 2.23>
ST_4 : Operation 124 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 124 'br' <Predicate = (!tmp_s & CC_V == 2)> <Delay = 2.23>
ST_4 : Operation 125 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i493" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:129]   --->   Operation 125 'br' <Predicate = (!tmp_s & CC_V == 32768)> <Delay = 2.23>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%p_0248_0_i1 = phi i6 [ 0, %._crit_edge355.i488 ], [ -17, %49 ], [ -18, %48 ], [ -19, %47 ], [ -20, %46 ], [ -21, %45 ], [ -22, %44 ], [ -23, %43 ], [ -24, %42 ], [ -25, %41 ], [ -26, %40 ], [ -27, %39 ], [ -28, %38 ], [ -29, %37 ], [ -30, %36 ], [ -31, %35 ], [ -32, %34 ]"   --->   Operation 126 'phi' 'p_0248_0_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (2.42ns)   --->   "%tmp_10 = icmp eq i16 %DD_V, 0" [KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 127 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (2.23ns)   --->   "br i1 %tmp_10, label %log_2_64bit.exit498, label %50" [KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 128 'br' <Predicate = true> <Delay = 2.23>
ST_4 : Operation 129 [1/1] (2.23ns)   --->   "switch i16 %DD_V, label %log_2_64bit.exit498 [
    i16 -32768, label %65
    i16 2, label %51
    i16 4, label %52
    i16 8, label %53
    i16 16, label %54
    i16 32, label %55
    i16 64, label %56
    i16 128, label %57
    i16 256, label %58
    i16 512, label %59
    i16 1024, label %60
    i16 2048, label %61
    i16 4096, label %62
    i16 8192, label %63
    i16 16384, label %64
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 129 'switch' <Predicate = (!tmp_10)> <Delay = 2.23>
ST_4 : Operation 130 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 130 'br' <Predicate = (!tmp_10 & DD_V == 16384)> <Delay = 2.23>
ST_4 : Operation 131 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 131 'br' <Predicate = (!tmp_10 & DD_V == 8192)> <Delay = 2.23>
ST_4 : Operation 132 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 132 'br' <Predicate = (!tmp_10 & DD_V == 4096)> <Delay = 2.23>
ST_4 : Operation 133 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 133 'br' <Predicate = (!tmp_10 & DD_V == 2048)> <Delay = 2.23>
ST_4 : Operation 134 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 134 'br' <Predicate = (!tmp_10 & DD_V == 1024)> <Delay = 2.23>
ST_4 : Operation 135 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 135 'br' <Predicate = (!tmp_10 & DD_V == 512)> <Delay = 2.23>
ST_4 : Operation 136 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 136 'br' <Predicate = (!tmp_10 & DD_V == 256)> <Delay = 2.23>
ST_4 : Operation 137 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 137 'br' <Predicate = (!tmp_10 & DD_V == 128)> <Delay = 2.23>
ST_4 : Operation 138 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 138 'br' <Predicate = (!tmp_10 & DD_V == 64)> <Delay = 2.23>
ST_4 : Operation 139 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 139 'br' <Predicate = (!tmp_10 & DD_V == 32)> <Delay = 2.23>
ST_4 : Operation 140 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 140 'br' <Predicate = (!tmp_10 & DD_V == 16)> <Delay = 2.23>
ST_4 : Operation 141 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 141 'br' <Predicate = (!tmp_10 & DD_V == 8)> <Delay = 2.23>
ST_4 : Operation 142 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 142 'br' <Predicate = (!tmp_10 & DD_V == 4)> <Delay = 2.23>
ST_4 : Operation 143 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 143 'br' <Predicate = (!tmp_10 & DD_V == 2)> <Delay = 2.23>
ST_4 : Operation 144 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit498" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:129]   --->   Operation 144 'br' <Predicate = (!tmp_10 & DD_V == 32768)> <Delay = 2.23>

State 5 <SV = 3> <Delay = 6.94>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_0244_0_i1 = phi i5 [ 0, %._crit_edge356.i493 ], [ -1, %65 ], [ -2, %64 ], [ -3, %63 ], [ -4, %62 ], [ -5, %61 ], [ -6, %60 ], [ -7, %59 ], [ -8, %58 ], [ -9, %57 ], [ -10, %56 ], [ -11, %55 ], [ -12, %54 ], [ -13, %53 ], [ -14, %52 ], [ -15, %51 ], [ -16, %50 ]"   --->   Operation 145 'phi' 'p_0244_0_i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_0244_0_i1_cast8 = sext i5 %p_0244_0_i1 to i6" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 146 'sext' 'p_0244_0_i1_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_0244_0_i1_cast = zext i6 %p_0244_0_i1_cast8 to i7" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 147 'zext' 'p_0244_0_i1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.82ns)   --->   "%tmp2 = add i6 %p_0248_0_i1, %p_0167_0_i1_cast" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 148 'add' 'tmp2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i6 %tmp2 to i8" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 149 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp3 = add i7 %p_0244_0_i1_cast, %p_0252_0_i1_cast" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 150 'add' 'tmp3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i7 %tmp3 to i8" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 151 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (1.87ns)   --->   "%tmp_13 = add i8 %tmp2_cast, %tmp3_cast" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:129]   --->   Operation 152 'add' 'tmp_13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %tmp_13 to i64" [KWTAmini1_0/top.cc:130]   --->   Operation 153 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%heap_tree_V_addr_2 = getelementptr [64 x i64]* @heap_tree_V, i64 0, i64 %tmp_14" [KWTAmini1_0/top.cc:130]   --->   Operation 154 'getelementptr' 'heap_tree_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i64* %heap_tree_V_addr_2, align 8" [KWTAmini1_0/top.cc:130]   --->   Operation 155 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 6.77>
ST_6 : Operation 156 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i64* %heap_tree_V_addr_2, align 8" [KWTAmini1_0/top.cc:130]   --->   Operation 156 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 157 [1/1] (3.52ns)   --->   "%p_not1 = sub i64 0, %p_Val2_4" [KWTAmini1_0/top.cc:130]   --->   Operation 157 'sub' 'p_not1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 5.65>
ST_7 : Operation 158 [1/1] (0.99ns)   --->   "%p_Val2_3 = and i64 %p_Val2_4, %p_not1" [KWTAmini1_0/top.cc:130]   --->   Operation 158 'and' 'p_Val2_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%AA_V_1 = trunc i64 %p_Val2_3 to i16" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:130]   --->   Operation 159 'trunc' 'AA_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%BB_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_3, i32 16, i32 31)" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:130]   --->   Operation 160 'partselect' 'BB_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%CC_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_3, i32 32, i32 47)" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:130]   --->   Operation 161 'partselect' 'CC_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%DD_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_3, i32 48, i32 63)" [KWTAmini1_0/top.cc:87->KWTAmini1_0/top.cc:130]   --->   Operation 162 'partselect' 'DD_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (2.42ns)   --->   "%tmp_15 = icmp eq i16 %AA_V_1, 0" [KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 163 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (2.19ns)   --->   "br i1 %tmp_15, label %._crit_edge.i, label %66" [KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 164 'br' <Predicate = true> <Delay = 2.19>
ST_7 : Operation 165 [1/1] (2.19ns)   --->   "switch i16 %AA_V_1, label %._crit_edge.i [
    i16 -32768, label %81
    i16 2, label %67
    i16 4, label %68
    i16 8, label %69
    i16 16, label %70
    i16 32, label %71
    i16 64, label %72
    i16 128, label %73
    i16 256, label %74
    i16 512, label %75
    i16 1024, label %76
    i16 2048, label %77
    i16 4096, label %78
    i16 8192, label %79
    i16 16384, label %80
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 165 'switch' <Predicate = (!tmp_15)> <Delay = 2.19>
ST_7 : Operation 166 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 166 'br' <Predicate = (!tmp_15 & AA_V_1 == 16384)> <Delay = 2.19>
ST_7 : Operation 167 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 167 'br' <Predicate = (!tmp_15 & AA_V_1 == 8192)> <Delay = 2.19>
ST_7 : Operation 168 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 168 'br' <Predicate = (!tmp_15 & AA_V_1 == 4096)> <Delay = 2.19>
ST_7 : Operation 169 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 169 'br' <Predicate = (!tmp_15 & AA_V_1 == 2048)> <Delay = 2.19>
ST_7 : Operation 170 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 170 'br' <Predicate = (!tmp_15 & AA_V_1 == 1024)> <Delay = 2.19>
ST_7 : Operation 171 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 171 'br' <Predicate = (!tmp_15 & AA_V_1 == 512)> <Delay = 2.19>
ST_7 : Operation 172 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 172 'br' <Predicate = (!tmp_15 & AA_V_1 == 256)> <Delay = 2.19>
ST_7 : Operation 173 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 173 'br' <Predicate = (!tmp_15 & AA_V_1 == 128)> <Delay = 2.19>
ST_7 : Operation 174 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 174 'br' <Predicate = (!tmp_15 & AA_V_1 == 64)> <Delay = 2.19>
ST_7 : Operation 175 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 175 'br' <Predicate = (!tmp_15 & AA_V_1 == 32)> <Delay = 2.19>
ST_7 : Operation 176 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 176 'br' <Predicate = (!tmp_15 & AA_V_1 == 16)> <Delay = 2.19>
ST_7 : Operation 177 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 177 'br' <Predicate = (!tmp_15 & AA_V_1 == 8)> <Delay = 2.19>
ST_7 : Operation 178 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 178 'br' <Predicate = (!tmp_15 & AA_V_1 == 4)> <Delay = 2.19>
ST_7 : Operation 179 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 179 'br' <Predicate = (!tmp_15 & AA_V_1 == 2)> <Delay = 2.19>
ST_7 : Operation 180 [1/1] (2.19ns)   --->   "br label %._crit_edge.i" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:88->KWTAmini1_0/top.cc:130]   --->   Operation 180 'br' <Predicate = (!tmp_15 & AA_V_1 == 32768)> <Delay = 2.19>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%p_0167_0_i = phi i4 [ 0, %log_2_64bit.exit498 ], [ -1, %81 ], [ -2, %80 ], [ -3, %79 ], [ -4, %78 ], [ -5, %77 ], [ -6, %76 ], [ -7, %75 ], [ -8, %74 ], [ 7, %73 ], [ 6, %72 ], [ 5, %71 ], [ 4, %70 ], [ 3, %69 ], [ 2, %68 ], [ 1, %67 ], [ 0, %66 ]"   --->   Operation 181 'phi' 'p_0167_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%p_0167_0_i_cast = zext i4 %p_0167_0_i to i6" [KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 182 'zext' 'p_0167_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (2.42ns)   --->   "%tmp_16 = icmp eq i16 %BB_V_1, 0" [KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 183 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (2.23ns)   --->   "br i1 %tmp_16, label %._crit_edge355.i, label %82" [KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 184 'br' <Predicate = true> <Delay = 2.23>
ST_7 : Operation 185 [1/1] (2.23ns)   --->   "switch i16 %BB_V_1, label %._crit_edge355.i [
    i16 -32768, label %97
    i16 2, label %83
    i16 4, label %84
    i16 8, label %85
    i16 16, label %86
    i16 32, label %87
    i16 64, label %88
    i16 128, label %89
    i16 256, label %90
    i16 512, label %91
    i16 1024, label %92
    i16 2048, label %93
    i16 4096, label %94
    i16 8192, label %95
    i16 16384, label %96
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 185 'switch' <Predicate = (!tmp_16)> <Delay = 2.23>
ST_7 : Operation 186 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 186 'br' <Predicate = (!tmp_16 & BB_V_1 == 16384)> <Delay = 2.23>
ST_7 : Operation 187 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 187 'br' <Predicate = (!tmp_16 & BB_V_1 == 8192)> <Delay = 2.23>
ST_7 : Operation 188 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 188 'br' <Predicate = (!tmp_16 & BB_V_1 == 4096)> <Delay = 2.23>
ST_7 : Operation 189 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 189 'br' <Predicate = (!tmp_16 & BB_V_1 == 2048)> <Delay = 2.23>
ST_7 : Operation 190 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 190 'br' <Predicate = (!tmp_16 & BB_V_1 == 1024)> <Delay = 2.23>
ST_7 : Operation 191 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 191 'br' <Predicate = (!tmp_16 & BB_V_1 == 512)> <Delay = 2.23>
ST_7 : Operation 192 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 192 'br' <Predicate = (!tmp_16 & BB_V_1 == 256)> <Delay = 2.23>
ST_7 : Operation 193 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 193 'br' <Predicate = (!tmp_16 & BB_V_1 == 128)> <Delay = 2.23>
ST_7 : Operation 194 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 194 'br' <Predicate = (!tmp_16 & BB_V_1 == 64)> <Delay = 2.23>
ST_7 : Operation 195 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 195 'br' <Predicate = (!tmp_16 & BB_V_1 == 32)> <Delay = 2.23>
ST_7 : Operation 196 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 196 'br' <Predicate = (!tmp_16 & BB_V_1 == 16)> <Delay = 2.23>
ST_7 : Operation 197 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 197 'br' <Predicate = (!tmp_16 & BB_V_1 == 8)> <Delay = 2.23>
ST_7 : Operation 198 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 198 'br' <Predicate = (!tmp_16 & BB_V_1 == 4)> <Delay = 2.23>
ST_7 : Operation 199 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 199 'br' <Predicate = (!tmp_16 & BB_V_1 == 2)> <Delay = 2.23>
ST_7 : Operation 200 [1/1] (2.23ns)   --->   "br label %._crit_edge355.i" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:89->KWTAmini1_0/top.cc:130]   --->   Operation 200 'br' <Predicate = (!tmp_16 & BB_V_1 == 32768)> <Delay = 2.23>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%p_0252_0_i = phi i5 [ 0, %._crit_edge.i ], [ -1, %97 ], [ -2, %96 ], [ -3, %95 ], [ -4, %94 ], [ -5, %93 ], [ -6, %92 ], [ -7, %91 ], [ -8, %90 ], [ -9, %89 ], [ -10, %88 ], [ -11, %87 ], [ -12, %86 ], [ -13, %85 ], [ -14, %84 ], [ -15, %83 ], [ -16, %82 ]"   --->   Operation 201 'phi' 'p_0252_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%p_0252_0_i_cast = zext i5 %p_0252_0_i to i7" [KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 202 'zext' 'p_0252_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (2.42ns)   --->   "%tmp_17 = icmp eq i16 %CC_V_1, 0" [KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 203 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (2.23ns)   --->   "br i1 %tmp_17, label %._crit_edge356.i, label %98" [KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 204 'br' <Predicate = true> <Delay = 2.23>
ST_7 : Operation 205 [1/1] (2.23ns)   --->   "switch i16 %CC_V_1, label %._crit_edge356.i [
    i16 -32768, label %113
    i16 2, label %99
    i16 4, label %100
    i16 8, label %101
    i16 16, label %102
    i16 32, label %103
    i16 64, label %104
    i16 128, label %105
    i16 256, label %106
    i16 512, label %107
    i16 1024, label %108
    i16 2048, label %109
    i16 4096, label %110
    i16 8192, label %111
    i16 16384, label %112
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 205 'switch' <Predicate = (!tmp_17)> <Delay = 2.23>
ST_7 : Operation 206 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 206 'br' <Predicate = (!tmp_17 & CC_V_1 == 16384)> <Delay = 2.23>
ST_7 : Operation 207 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 207 'br' <Predicate = (!tmp_17 & CC_V_1 == 8192)> <Delay = 2.23>
ST_7 : Operation 208 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 208 'br' <Predicate = (!tmp_17 & CC_V_1 == 4096)> <Delay = 2.23>
ST_7 : Operation 209 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 209 'br' <Predicate = (!tmp_17 & CC_V_1 == 2048)> <Delay = 2.23>
ST_7 : Operation 210 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 210 'br' <Predicate = (!tmp_17 & CC_V_1 == 1024)> <Delay = 2.23>
ST_7 : Operation 211 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 211 'br' <Predicate = (!tmp_17 & CC_V_1 == 512)> <Delay = 2.23>
ST_7 : Operation 212 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 212 'br' <Predicate = (!tmp_17 & CC_V_1 == 256)> <Delay = 2.23>
ST_7 : Operation 213 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 213 'br' <Predicate = (!tmp_17 & CC_V_1 == 128)> <Delay = 2.23>
ST_7 : Operation 214 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 214 'br' <Predicate = (!tmp_17 & CC_V_1 == 64)> <Delay = 2.23>
ST_7 : Operation 215 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 215 'br' <Predicate = (!tmp_17 & CC_V_1 == 32)> <Delay = 2.23>
ST_7 : Operation 216 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 216 'br' <Predicate = (!tmp_17 & CC_V_1 == 16)> <Delay = 2.23>
ST_7 : Operation 217 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 217 'br' <Predicate = (!tmp_17 & CC_V_1 == 8)> <Delay = 2.23>
ST_7 : Operation 218 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 218 'br' <Predicate = (!tmp_17 & CC_V_1 == 4)> <Delay = 2.23>
ST_7 : Operation 219 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 219 'br' <Predicate = (!tmp_17 & CC_V_1 == 2)> <Delay = 2.23>
ST_7 : Operation 220 [1/1] (2.23ns)   --->   "br label %._crit_edge356.i" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:90->KWTAmini1_0/top.cc:130]   --->   Operation 220 'br' <Predicate = (!tmp_17 & CC_V_1 == 32768)> <Delay = 2.23>
ST_7 : Operation 221 [1/1] (2.42ns)   --->   "%tmp_18 = icmp eq i16 %DD_V_1, 0" [KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 221 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 7.73>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%p_0248_0_i = phi i6 [ 0, %._crit_edge355.i ], [ -17, %113 ], [ -18, %112 ], [ -19, %111 ], [ -20, %110 ], [ -21, %109 ], [ -22, %108 ], [ -23, %107 ], [ -24, %106 ], [ -25, %105 ], [ -26, %104 ], [ -27, %103 ], [ -28, %102 ], [ -29, %101 ], [ -30, %100 ], [ -31, %99 ], [ -32, %98 ]"   --->   Operation 222 'phi' 'p_0248_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (2.23ns)   --->   "br i1 %tmp_18, label %log_2_64bit.exit, label %114" [KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 223 'br' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 224 [1/1] (2.23ns)   --->   "switch i16 %DD_V_1, label %log_2_64bit.exit [
    i16 -32768, label %129
    i16 2, label %115
    i16 4, label %116
    i16 8, label %117
    i16 16, label %118
    i16 32, label %119
    i16 64, label %120
    i16 128, label %121
    i16 256, label %122
    i16 512, label %123
    i16 1024, label %124
    i16 2048, label %125
    i16 4096, label %126
    i16 8192, label %127
    i16 16384, label %128
  ]" [KWTAmini1_0/top.cc:44->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 224 'switch' <Predicate = (!tmp_18)> <Delay = 2.23>
ST_8 : Operation 225 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:60->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 225 'br' <Predicate = (!tmp_18 & DD_V_1 == 16384)> <Delay = 2.23>
ST_8 : Operation 226 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:59->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 226 'br' <Predicate = (!tmp_18 & DD_V_1 == 8192)> <Delay = 2.23>
ST_8 : Operation 227 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:58->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 227 'br' <Predicate = (!tmp_18 & DD_V_1 == 4096)> <Delay = 2.23>
ST_8 : Operation 228 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:57->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 228 'br' <Predicate = (!tmp_18 & DD_V_1 == 2048)> <Delay = 2.23>
ST_8 : Operation 229 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:56->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 229 'br' <Predicate = (!tmp_18 & DD_V_1 == 1024)> <Delay = 2.23>
ST_8 : Operation 230 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:55->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 230 'br' <Predicate = (!tmp_18 & DD_V_1 == 512)> <Delay = 2.23>
ST_8 : Operation 231 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:54->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 231 'br' <Predicate = (!tmp_18 & DD_V_1 == 256)> <Delay = 2.23>
ST_8 : Operation 232 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:53->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 232 'br' <Predicate = (!tmp_18 & DD_V_1 == 128)> <Delay = 2.23>
ST_8 : Operation 233 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:52->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 233 'br' <Predicate = (!tmp_18 & DD_V_1 == 64)> <Delay = 2.23>
ST_8 : Operation 234 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:51->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 234 'br' <Predicate = (!tmp_18 & DD_V_1 == 32)> <Delay = 2.23>
ST_8 : Operation 235 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:50->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 235 'br' <Predicate = (!tmp_18 & DD_V_1 == 16)> <Delay = 2.23>
ST_8 : Operation 236 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:49->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 236 'br' <Predicate = (!tmp_18 & DD_V_1 == 8)> <Delay = 2.23>
ST_8 : Operation 237 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:48->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 237 'br' <Predicate = (!tmp_18 & DD_V_1 == 4)> <Delay = 2.23>
ST_8 : Operation 238 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:47->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 238 'br' <Predicate = (!tmp_18 & DD_V_1 == 2)> <Delay = 2.23>
ST_8 : Operation 239 [1/1] (2.23ns)   --->   "br label %log_2_64bit.exit" [KWTAmini1_0/top.cc:61->KWTAmini1_0/top.cc:91->KWTAmini1_0/top.cc:130]   --->   Operation 239 'br' <Predicate = (!tmp_18 & DD_V_1 == 32768)> <Delay = 2.23>
ST_8 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%p_0244_0_i = phi i5 [ 0, %._crit_edge356.i ], [ -1, %129 ], [ -2, %128 ], [ -3, %127 ], [ -4, %126 ], [ -5, %125 ], [ -6, %124 ], [ -7, %123 ], [ -8, %122 ], [ -9, %121 ], [ -10, %120 ], [ -11, %119 ], [ -12, %118 ], [ -13, %117 ], [ -14, %116 ], [ -15, %115 ], [ -16, %114 ]"   --->   Operation 240 'phi' 'p_0244_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%p_0244_0_i_cast7 = sext i5 %p_0244_0_i to i6" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 241 'sext' 'p_0244_0_i_cast7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%p_0244_0_i_cast = zext i6 %p_0244_0_i_cast7 to i7" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 242 'zext' 'p_0244_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (1.82ns)   --->   "%tmp5 = add i6 %p_0248_0_i, %p_0167_0_i_cast" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 243 'add' 'tmp5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i6 %tmp5 to i8" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 244 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp6 = add i7 %p_0244_0_i_cast, %p_0252_0_i_cast" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 245 'add' 'tmp6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i7 %tmp6 to i8" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 246 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (1.87ns)   --->   "%tmp_19 = add i8 %tmp5_cast, %tmp6_cast" [KWTAmini1_0/top.cc:92->KWTAmini1_0/top.cc:130]   --->   Operation 247 'add' 'tmp_19' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%r_V = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_13, i6 0)" [KWTAmini1_0/top.cc:131]   --->   Operation 248 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i8 %tmp_19 to i14" [KWTAmini1_0/top.cc:131]   --->   Operation 249 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (1.81ns)   --->   "%tmp_20 = add i14 %tmp_25_cast, %r_V" [KWTAmini1_0/top.cc:131]   --->   Operation 250 'add' 'tmp_20' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [KWTAmini1_0/top.cc:132]   --->   Operation 251 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [KWTAmini1_0/top.cc:133]   --->   Operation 252 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_22 = zext i14 %tmp_20 to i32" [KWTAmini1_0/top.cc:134]   --->   Operation 253 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %tmp_22)" [KWTAmini1_0/top.cc:134]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_21)" [KWTAmini1_0/top.cc:135]   --->   Operation 255 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%i_assign_2 = zext i8 %tmp_19 to i32" [KWTAmini1_0/top.cc:136]   --->   Operation 256 'zext' 'i_assign_2' <Predicate = (tmp & !or_cond)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_4, i32 %i_assign_2, i1 false)" [KWTAmini1_0/top.cc:136]   --->   Operation 257 'bitset' 'p_Result_3' <Predicate = (tmp & !or_cond)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%heap_tree_V_addr_3 = getelementptr [64 x i64]* @heap_tree_V, i64 0, i64 %tmp_14" [KWTAmini1_0/top.cc:130]   --->   Operation 258 'getelementptr' 'heap_tree_V_addr_3' <Predicate = (tmp & !or_cond)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (3.25ns)   --->   "store i64 %p_Result_3, i64* %heap_tree_V_addr_3, align 8" [KWTAmini1_0/top.cc:136]   --->   Operation 259 'store' <Predicate = (tmp & !or_cond)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 260 [1/1] (2.77ns)   --->   "%tmp_23 = icmp eq i64 %p_Result_3, 0" [KWTAmini1_0/top.cc:137]   --->   Operation 260 'icmp' 'tmp_23' <Predicate = (tmp & !or_cond)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %130, label %_ZlsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge" [KWTAmini1_0/top.cc:137]   --->   Operation 261 'br' <Predicate = (tmp & !or_cond)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%i_assign_3 = zext i8 %tmp_13 to i32" [KWTAmini1_0/top.cc:139]   --->   Operation 262 'zext' 'i_assign_3' <Predicate = (tmp & !or_cond & tmp_23)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_2, i32 %i_assign_3, i1 false)" [KWTAmini1_0/top.cc:139]   --->   Operation 263 'bitset' 'p_Result_4' <Predicate = (tmp & !or_cond & tmp_23)> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (1.76ns)   --->   "store i64 %p_Result_4, i64* @top_heap_V, align 8" [KWTAmini1_0/top.cc:139]   --->   Operation 264 'store' <Predicate = (tmp & !or_cond & tmp_23)> <Delay = 1.76>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "br label %_ZlsILi20ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge" [KWTAmini1_0/top.cc:140]   --->   Operation 265 'br' <Predicate = (tmp & !or_cond & tmp_23)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "br label %131"   --->   Operation 266 'br' <Predicate = (tmp & !or_cond)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_9)" [KWTAmini1_0/top.cc:143]   --->   Operation 267 'specregionend' 'empty_25' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "br label %136" [KWTAmini1_0/top.cc:144]   --->   Operation 268 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_4)" [KWTAmini1_0/top.cc:162]   --->   Operation 269 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "ret void" [KWTAmini1_0/top.cc:164]   --->   Operation 270 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alloc_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_free_target]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_cmd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ top_heap_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ heap_tree_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11          (specbitsmap    ) [ 00000000000]
StgValue_12          (specbitsmap    ) [ 00000000000]
StgValue_13          (specbitsmap    ) [ 00000000000]
StgValue_14          (specbitsmap    ) [ 00000000000]
StgValue_15          (spectopmodule  ) [ 00000000000]
StgValue_16          (specmemcore    ) [ 00000000000]
StgValue_17          (specinterface  ) [ 00000000000]
tmp_4                (specregionbegin) [ 00111111111]
StgValue_19          (specprotocol   ) [ 00000000000]
tmp_7                (specregionbegin) [ 00000000000]
StgValue_21          (specprotocol   ) [ 00000000000]
alloc_cmd_read       (read           ) [ 00100000000]
alloc_size_read      (read           ) [ 00100000000]
alloc_free_target_re (read           ) [ 00100000000]
empty                (specregionend  ) [ 00000000000]
tmp                  (icmp           ) [ 00111111111]
p_Val2_2             (load           ) [ 00011111111]
StgValue_28          (br             ) [ 00000000000]
tmp_3                (icmp           ) [ 00110000000]
StgValue_30          (br             ) [ 00000000000]
tmp_12               (specregionbegin) [ 00000000000]
StgValue_32          (specprotocol   ) [ 00000000000]
StgValue_33          (write          ) [ 00000000000]
empty_26             (specregionend  ) [ 00000000000]
StgValue_35          (br             ) [ 00000000000]
tmp_25               (trunc          ) [ 00010000000]
p_Result_2           (partselect     ) [ 00000000000]
tmp_6                (zext           ) [ 00010000000]
heap_tree_V_addr     (getelementptr  ) [ 00010000000]
i_assign_1           (zext           ) [ 00000000000]
p_Result_1           (bitset         ) [ 00000000000]
StgValue_43          (store          ) [ 00000000000]
tmp_9                (specregionbegin) [ 00011111111]
StgValue_45          (specprotocol   ) [ 00000000000]
tmp_1                (icmp           ) [ 00000000000]
tmp_2                (bitselect      ) [ 00000000000]
or_cond              (or             ) [ 00111111111]
StgValue_49          (br             ) [ 00000000000]
p_not                (sub            ) [ 00001000000]
tmp_11               (specregionbegin) [ 00000000000]
StgValue_52          (specprotocol   ) [ 00000000000]
StgValue_53          (write          ) [ 00000000000]
empty_23             (specregionend  ) [ 00000000000]
StgValue_55          (br             ) [ 00000000000]
i_assign             (zext           ) [ 00000000000]
p_Val2_1             (load           ) [ 00000000000]
p_Result_s           (bitset         ) [ 00000000000]
heap_tree_V_addr_1   (getelementptr  ) [ 00000000000]
StgValue_60          (store          ) [ 00000000000]
StgValue_61          (br             ) [ 00000000000]
StgValue_62          (br             ) [ 00000000000]
p_Val2_s             (and            ) [ 00000000000]
AA_V                 (trunc          ) [ 00001000000]
BB_V                 (partselect     ) [ 00001000000]
CC_V                 (partselect     ) [ 00001000000]
DD_V                 (partselect     ) [ 00001000000]
tmp_5                (icmp           ) [ 00001000000]
StgValue_69          (br             ) [ 00000000000]
StgValue_70          (switch         ) [ 00000000000]
StgValue_71          (br             ) [ 00000000000]
StgValue_72          (br             ) [ 00000000000]
StgValue_73          (br             ) [ 00000000000]
StgValue_74          (br             ) [ 00000000000]
StgValue_75          (br             ) [ 00000000000]
StgValue_76          (br             ) [ 00000000000]
StgValue_77          (br             ) [ 00000000000]
StgValue_78          (br             ) [ 00000000000]
StgValue_79          (br             ) [ 00000000000]
StgValue_80          (br             ) [ 00000000000]
StgValue_81          (br             ) [ 00000000000]
StgValue_82          (br             ) [ 00000000000]
StgValue_83          (br             ) [ 00000000000]
StgValue_84          (br             ) [ 00000000000]
StgValue_85          (br             ) [ 00000000000]
p_0167_0_i1          (phi            ) [ 00000000000]
p_0167_0_i1_cast     (zext           ) [ 00000100000]
tmp_8                (icmp           ) [ 00001000000]
StgValue_89          (br             ) [ 00000000000]
StgValue_90          (switch         ) [ 00000000000]
StgValue_91          (br             ) [ 00000000000]
StgValue_92          (br             ) [ 00000000000]
StgValue_93          (br             ) [ 00000000000]
StgValue_94          (br             ) [ 00000000000]
StgValue_95          (br             ) [ 00000000000]
StgValue_96          (br             ) [ 00000000000]
StgValue_97          (br             ) [ 00000000000]
StgValue_98          (br             ) [ 00000000000]
StgValue_99          (br             ) [ 00000000000]
StgValue_100         (br             ) [ 00000000000]
StgValue_101         (br             ) [ 00000000000]
StgValue_102         (br             ) [ 00000000000]
StgValue_103         (br             ) [ 00000000000]
StgValue_104         (br             ) [ 00000000000]
StgValue_105         (br             ) [ 00000000000]
p_0252_0_i1          (phi            ) [ 00000000000]
p_0252_0_i1_cast     (zext           ) [ 00000100000]
tmp_s                (icmp           ) [ 00001000000]
StgValue_109         (br             ) [ 00000000000]
StgValue_110         (switch         ) [ 00000000000]
StgValue_111         (br             ) [ 00000000000]
StgValue_112         (br             ) [ 00000000000]
StgValue_113         (br             ) [ 00000000000]
StgValue_114         (br             ) [ 00000000000]
StgValue_115         (br             ) [ 00000000000]
StgValue_116         (br             ) [ 00000000000]
StgValue_117         (br             ) [ 00000000000]
StgValue_118         (br             ) [ 00000000000]
StgValue_119         (br             ) [ 00000000000]
StgValue_120         (br             ) [ 00000000000]
StgValue_121         (br             ) [ 00000000000]
StgValue_122         (br             ) [ 00000000000]
StgValue_123         (br             ) [ 00000000000]
StgValue_124         (br             ) [ 00000000000]
StgValue_125         (br             ) [ 00000000000]
p_0248_0_i1          (phi            ) [ 00000100000]
tmp_10               (icmp           ) [ 00001000000]
StgValue_128         (br             ) [ 00001100000]
StgValue_129         (switch         ) [ 00001100000]
StgValue_130         (br             ) [ 00001100000]
StgValue_131         (br             ) [ 00001100000]
StgValue_132         (br             ) [ 00001100000]
StgValue_133         (br             ) [ 00001100000]
StgValue_134         (br             ) [ 00001100000]
StgValue_135         (br             ) [ 00001100000]
StgValue_136         (br             ) [ 00001100000]
StgValue_137         (br             ) [ 00001100000]
StgValue_138         (br             ) [ 00001100000]
StgValue_139         (br             ) [ 00001100000]
StgValue_140         (br             ) [ 00001100000]
StgValue_141         (br             ) [ 00001100000]
StgValue_142         (br             ) [ 00001100000]
StgValue_143         (br             ) [ 00001100000]
StgValue_144         (br             ) [ 00001100000]
p_0244_0_i1          (phi            ) [ 00000100000]
p_0244_0_i1_cast8    (sext           ) [ 00000000000]
p_0244_0_i1_cast     (zext           ) [ 00000000000]
tmp2                 (add            ) [ 00000000000]
tmp2_cast            (zext           ) [ 00000000000]
tmp3                 (add            ) [ 00000000000]
tmp3_cast            (zext           ) [ 00000000000]
tmp_13               (add            ) [ 00000011111]
tmp_14               (zext           ) [ 00000011111]
heap_tree_V_addr_2   (getelementptr  ) [ 00000010000]
p_Val2_4             (load           ) [ 00000001111]
p_not1               (sub            ) [ 00000001000]
p_Val2_3             (and            ) [ 00000000000]
AA_V_1               (trunc          ) [ 00000001000]
BB_V_1               (partselect     ) [ 00000001000]
CC_V_1               (partselect     ) [ 00000001000]
DD_V_1               (partselect     ) [ 00000000100]
tmp_15               (icmp           ) [ 00000001000]
StgValue_164         (br             ) [ 00000000000]
StgValue_165         (switch         ) [ 00000000000]
StgValue_166         (br             ) [ 00000000000]
StgValue_167         (br             ) [ 00000000000]
StgValue_168         (br             ) [ 00000000000]
StgValue_169         (br             ) [ 00000000000]
StgValue_170         (br             ) [ 00000000000]
StgValue_171         (br             ) [ 00000000000]
StgValue_172         (br             ) [ 00000000000]
StgValue_173         (br             ) [ 00000000000]
StgValue_174         (br             ) [ 00000000000]
StgValue_175         (br             ) [ 00000000000]
StgValue_176         (br             ) [ 00000000000]
StgValue_177         (br             ) [ 00000000000]
StgValue_178         (br             ) [ 00000000000]
StgValue_179         (br             ) [ 00000000000]
StgValue_180         (br             ) [ 00000000000]
p_0167_0_i           (phi            ) [ 00000000000]
p_0167_0_i_cast      (zext           ) [ 00000000100]
tmp_16               (icmp           ) [ 00000001000]
StgValue_184         (br             ) [ 00000000000]
StgValue_185         (switch         ) [ 00000000000]
StgValue_186         (br             ) [ 00000000000]
StgValue_187         (br             ) [ 00000000000]
StgValue_188         (br             ) [ 00000000000]
StgValue_189         (br             ) [ 00000000000]
StgValue_190         (br             ) [ 00000000000]
StgValue_191         (br             ) [ 00000000000]
StgValue_192         (br             ) [ 00000000000]
StgValue_193         (br             ) [ 00000000000]
StgValue_194         (br             ) [ 00000000000]
StgValue_195         (br             ) [ 00000000000]
StgValue_196         (br             ) [ 00000000000]
StgValue_197         (br             ) [ 00000000000]
StgValue_198         (br             ) [ 00000000000]
StgValue_199         (br             ) [ 00000000000]
StgValue_200         (br             ) [ 00000000000]
p_0252_0_i           (phi            ) [ 00000000000]
p_0252_0_i_cast      (zext           ) [ 00000000100]
tmp_17               (icmp           ) [ 00000001000]
StgValue_204         (br             ) [ 00000001100]
StgValue_205         (switch         ) [ 00000001100]
StgValue_206         (br             ) [ 00000001100]
StgValue_207         (br             ) [ 00000001100]
StgValue_208         (br             ) [ 00000001100]
StgValue_209         (br             ) [ 00000001100]
StgValue_210         (br             ) [ 00000001100]
StgValue_211         (br             ) [ 00000001100]
StgValue_212         (br             ) [ 00000001100]
StgValue_213         (br             ) [ 00000001100]
StgValue_214         (br             ) [ 00000001100]
StgValue_215         (br             ) [ 00000001100]
StgValue_216         (br             ) [ 00000001100]
StgValue_217         (br             ) [ 00000001100]
StgValue_218         (br             ) [ 00000001100]
StgValue_219         (br             ) [ 00000001100]
StgValue_220         (br             ) [ 00000001100]
tmp_18               (icmp           ) [ 00000000100]
p_0248_0_i           (phi            ) [ 00000000100]
StgValue_223         (br             ) [ 00000000000]
StgValue_224         (switch         ) [ 00000000000]
StgValue_225         (br             ) [ 00000000000]
StgValue_226         (br             ) [ 00000000000]
StgValue_227         (br             ) [ 00000000000]
StgValue_228         (br             ) [ 00000000000]
StgValue_229         (br             ) [ 00000000000]
StgValue_230         (br             ) [ 00000000000]
StgValue_231         (br             ) [ 00000000000]
StgValue_232         (br             ) [ 00000000000]
StgValue_233         (br             ) [ 00000000000]
StgValue_234         (br             ) [ 00000000000]
StgValue_235         (br             ) [ 00000000000]
StgValue_236         (br             ) [ 00000000000]
StgValue_237         (br             ) [ 00000000000]
StgValue_238         (br             ) [ 00000000000]
StgValue_239         (br             ) [ 00000000000]
p_0244_0_i           (phi            ) [ 00000000000]
p_0244_0_i_cast7     (sext           ) [ 00000000000]
p_0244_0_i_cast      (zext           ) [ 00000000000]
tmp5                 (add            ) [ 00000000000]
tmp5_cast            (zext           ) [ 00000000000]
tmp6                 (add            ) [ 00000000000]
tmp6_cast            (zext           ) [ 00000000000]
tmp_19               (add            ) [ 00000000011]
r_V                  (bitconcatenate ) [ 00000000000]
tmp_25_cast          (zext           ) [ 00000000000]
tmp_20               (add            ) [ 00000000010]
tmp_21               (specregionbegin) [ 00000000000]
StgValue_252         (specprotocol   ) [ 00000000000]
tmp_22               (zext           ) [ 00000000000]
StgValue_254         (write          ) [ 00000000000]
empty_24             (specregionend  ) [ 00000000000]
i_assign_2           (zext           ) [ 00000000000]
p_Result_3           (bitset         ) [ 00000000000]
heap_tree_V_addr_3   (getelementptr  ) [ 00000000000]
StgValue_259         (store          ) [ 00000000000]
tmp_23               (icmp           ) [ 00000000001]
StgValue_261         (br             ) [ 00000000000]
i_assign_3           (zext           ) [ 00000000000]
p_Result_4           (bitset         ) [ 00000000000]
StgValue_264         (store          ) [ 00000000000]
StgValue_265         (br             ) [ 00000000000]
StgValue_266         (br             ) [ 00000000000]
empty_25             (specregionend  ) [ 00000000000]
StgValue_268         (br             ) [ 00000000000]
empty_27             (specregionend  ) [ 00000000000]
StgValue_270         (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alloc_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="alloc_free_target">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_free_target"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alloc_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alloc_cmd">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_cmd"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_heap_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_heap_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="heap_tree_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="heap_tree_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KWTA_mini1_theta_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_hs.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i64.i64.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1004" name="alloc_cmd_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alloc_cmd_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="alloc_size_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alloc_size_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="alloc_free_target_re_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alloc_free_target_re/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="14" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/2 StgValue_53/2 StgValue_254/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="heap_tree_V_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="heap_tree_V_addr/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_1/2 StgValue_60/3 p_Val2_4/5 StgValue_259/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="heap_tree_V_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="10" slack="1"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="heap_tree_V_addr_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="heap_tree_V_addr_2_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="heap_tree_V_addr_2/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="heap_tree_V_addr_3_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="5"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="heap_tree_V_addr_3/10 "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_0167_0_i1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="291" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0167_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_0167_0_i1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="2" slack="0"/>
<pin id="298" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="3" slack="0"/>
<pin id="300" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="8" bw="3" slack="0"/>
<pin id="302" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="10" bw="4" slack="0"/>
<pin id="304" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="12" bw="4" slack="0"/>
<pin id="306" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="14" bw="4" slack="0"/>
<pin id="308" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="16" bw="4" slack="0"/>
<pin id="310" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="18" bw="4" slack="0"/>
<pin id="312" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="20" bw="4" slack="0"/>
<pin id="314" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="22" bw="4" slack="0"/>
<pin id="316" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="24" bw="4" slack="0"/>
<pin id="318" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="26" bw="3" slack="0"/>
<pin id="320" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="28" bw="3" slack="0"/>
<pin id="322" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="30" bw="1" slack="0"/>
<pin id="324" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="32" bw="1" slack="0"/>
<pin id="326" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="34" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0167_0_i1/4 "/>
</bind>
</comp>

<comp id="345" class="1005" name="p_0252_0_i1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0252_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_0252_0_i1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="2" slack="0"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="3" slack="0"/>
<pin id="356" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="8" bw="3" slack="0"/>
<pin id="358" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="10" bw="4" slack="0"/>
<pin id="360" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="12" bw="4" slack="0"/>
<pin id="362" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="14" bw="4" slack="0"/>
<pin id="364" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="16" bw="4" slack="0"/>
<pin id="366" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="18" bw="5" slack="0"/>
<pin id="368" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="20" bw="5" slack="0"/>
<pin id="370" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="22" bw="5" slack="0"/>
<pin id="372" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="24" bw="5" slack="0"/>
<pin id="374" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="26" bw="5" slack="0"/>
<pin id="376" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="28" bw="5" slack="0"/>
<pin id="378" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="30" bw="5" slack="0"/>
<pin id="380" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="32" bw="5" slack="0"/>
<pin id="382" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="34" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0252_0_i1/4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_0248_0_i1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_0248_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_0248_0_i1_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="4" bw="6" slack="0"/>
<pin id="410" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="6" slack="0"/>
<pin id="412" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="8" bw="6" slack="0"/>
<pin id="414" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="10" bw="6" slack="0"/>
<pin id="416" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="12" bw="6" slack="0"/>
<pin id="418" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="14" bw="6" slack="0"/>
<pin id="420" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="16" bw="6" slack="0"/>
<pin id="422" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="18" bw="6" slack="0"/>
<pin id="424" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="20" bw="6" slack="0"/>
<pin id="426" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="22" bw="6" slack="0"/>
<pin id="428" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="24" bw="6" slack="0"/>
<pin id="430" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="26" bw="6" slack="0"/>
<pin id="432" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="28" bw="6" slack="0"/>
<pin id="434" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="30" bw="6" slack="0"/>
<pin id="436" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="32" bw="6" slack="0"/>
<pin id="438" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="34" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0248_0_i1/4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="p_0244_0_i1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0244_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_0244_0_i1_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="1" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="4" bw="2" slack="1"/>
<pin id="484" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="6" bw="3" slack="1"/>
<pin id="486" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="8" bw="3" slack="1"/>
<pin id="488" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="10" bw="4" slack="1"/>
<pin id="490" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="12" bw="4" slack="1"/>
<pin id="492" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="14" bw="4" slack="1"/>
<pin id="494" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="16" bw="4" slack="1"/>
<pin id="496" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="18" bw="5" slack="1"/>
<pin id="498" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="20" bw="5" slack="1"/>
<pin id="500" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="22" bw="5" slack="1"/>
<pin id="502" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="24" bw="5" slack="1"/>
<pin id="504" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="26" bw="5" slack="1"/>
<pin id="506" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="28" bw="5" slack="1"/>
<pin id="508" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="30" bw="5" slack="1"/>
<pin id="510" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="32" bw="5" slack="1"/>
<pin id="512" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="34" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0244_0_i1/5 "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_0167_0_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="533" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0167_0_i (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_0167_0_i_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="4" bw="2" slack="0"/>
<pin id="540" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="6" bw="3" slack="0"/>
<pin id="542" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="8" bw="3" slack="0"/>
<pin id="544" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="10" bw="4" slack="0"/>
<pin id="546" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="12" bw="4" slack="0"/>
<pin id="548" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="14" bw="4" slack="0"/>
<pin id="550" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="16" bw="4" slack="0"/>
<pin id="552" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="18" bw="4" slack="0"/>
<pin id="554" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="20" bw="4" slack="0"/>
<pin id="556" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="22" bw="4" slack="0"/>
<pin id="558" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="24" bw="4" slack="0"/>
<pin id="560" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="26" bw="3" slack="0"/>
<pin id="562" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="28" bw="3" slack="0"/>
<pin id="564" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="30" bw="1" slack="0"/>
<pin id="566" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="32" bw="1" slack="0"/>
<pin id="568" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="34" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0167_0_i/7 "/>
</bind>
</comp>

<comp id="587" class="1005" name="p_0252_0_i_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="589" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0252_0_i (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_0252_0_i_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="4" bw="2" slack="0"/>
<pin id="596" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="6" bw="3" slack="0"/>
<pin id="598" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="8" bw="3" slack="0"/>
<pin id="600" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="10" bw="4" slack="0"/>
<pin id="602" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="12" bw="4" slack="0"/>
<pin id="604" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="14" bw="4" slack="0"/>
<pin id="606" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="16" bw="4" slack="0"/>
<pin id="608" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="18" bw="5" slack="0"/>
<pin id="610" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="20" bw="5" slack="0"/>
<pin id="612" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="22" bw="5" slack="0"/>
<pin id="614" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="24" bw="5" slack="0"/>
<pin id="616" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="26" bw="5" slack="0"/>
<pin id="618" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="28" bw="5" slack="0"/>
<pin id="620" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="30" bw="5" slack="0"/>
<pin id="622" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="32" bw="5" slack="0"/>
<pin id="624" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="34" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0252_0_i/7 "/>
</bind>
</comp>

<comp id="643" class="1005" name="p_0248_0_i_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="1"/>
<pin id="645" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_0248_0_i (phireg) "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_0248_0_i_phi_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="2" bw="6" slack="1"/>
<pin id="667" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="4" bw="6" slack="1"/>
<pin id="669" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="6" bw="6" slack="1"/>
<pin id="671" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="8" bw="6" slack="1"/>
<pin id="673" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="10" bw="6" slack="1"/>
<pin id="675" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="12" bw="6" slack="1"/>
<pin id="677" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="678" dir="0" index="14" bw="6" slack="1"/>
<pin id="679" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="16" bw="6" slack="1"/>
<pin id="681" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="18" bw="6" slack="1"/>
<pin id="683" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="684" dir="0" index="20" bw="6" slack="1"/>
<pin id="685" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="22" bw="6" slack="1"/>
<pin id="687" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="24" bw="6" slack="1"/>
<pin id="689" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="690" dir="0" index="26" bw="6" slack="1"/>
<pin id="691" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="692" dir="0" index="28" bw="6" slack="1"/>
<pin id="693" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="30" bw="6" slack="1"/>
<pin id="695" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="32" bw="6" slack="1"/>
<pin id="697" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="698" dir="1" index="34" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0248_0_i/8 "/>
</bind>
</comp>

<comp id="716" class="1005" name="p_0244_0_i_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="718" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0244_0_i (phireg) "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_0244_0_i_phi_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="4" bw="2" slack="0"/>
<pin id="725" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="6" bw="3" slack="0"/>
<pin id="727" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="8" bw="3" slack="0"/>
<pin id="729" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="10" bw="4" slack="0"/>
<pin id="731" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="12" bw="4" slack="0"/>
<pin id="733" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="734" dir="0" index="14" bw="4" slack="0"/>
<pin id="735" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="736" dir="0" index="16" bw="4" slack="0"/>
<pin id="737" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="738" dir="0" index="18" bw="5" slack="0"/>
<pin id="739" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="740" dir="0" index="20" bw="5" slack="0"/>
<pin id="741" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="742" dir="0" index="22" bw="5" slack="0"/>
<pin id="743" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="744" dir="0" index="24" bw="5" slack="0"/>
<pin id="745" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="746" dir="0" index="26" bw="5" slack="0"/>
<pin id="747" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="748" dir="0" index="28" bw="5" slack="0"/>
<pin id="749" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="30" bw="5" slack="0"/>
<pin id="751" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="752" dir="0" index="32" bw="5" slack="0"/>
<pin id="753" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="754" dir="1" index="34" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0244_0_i/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_Val2_2_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="1"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_25_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_Result_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="1"/>
<pin id="792" dir="0" index="2" bw="4" slack="0"/>
<pin id="793" dir="0" index="3" bw="5" slack="0"/>
<pin id="794" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="i_assign_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_1/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_Result_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="0"/>
<pin id="809" dir="0" index="1" bw="64" slack="0"/>
<pin id="810" dir="0" index="2" bw="10" slack="0"/>
<pin id="811" dir="0" index="3" bw="1" slack="0"/>
<pin id="812" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="StgValue_43_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="64" slack="0"/>
<pin id="819" dir="0" index="1" bw="64" slack="0"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="0"/>
<pin id="825" dir="0" index="1" bw="64" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="1"/>
<pin id="832" dir="0" index="2" bw="1" slack="0"/>
<pin id="833" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_cond_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_not_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="64" slack="0"/>
<pin id="845" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="i_assign_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Result_s_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="0"/>
<pin id="853" dir="0" index="1" bw="64" slack="0"/>
<pin id="854" dir="0" index="2" bw="6" slack="0"/>
<pin id="855" dir="0" index="3" bw="1" slack="0"/>
<pin id="856" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_Val2_s_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="0" index="1" bw="64" slack="1"/>
<pin id="865" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="AA_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="0"/>
<pin id="868" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="AA_V/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="BB_V_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="0" index="1" bw="64" slack="0"/>
<pin id="873" dir="0" index="2" bw="6" slack="0"/>
<pin id="874" dir="0" index="3" bw="6" slack="0"/>
<pin id="875" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="BB_V/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="CC_V_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="64" slack="0"/>
<pin id="883" dir="0" index="2" bw="7" slack="0"/>
<pin id="884" dir="0" index="3" bw="7" slack="0"/>
<pin id="885" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="CC_V/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="DD_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="0"/>
<pin id="893" dir="0" index="2" bw="7" slack="0"/>
<pin id="894" dir="0" index="3" bw="7" slack="0"/>
<pin id="895" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DD_V/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_5_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_0167_0_i1_cast_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="0"/>
<pin id="908" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0167_0_i1_cast/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_8_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="0" index="1" bw="16" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="p_0252_0_i1_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="0"/>
<pin id="918" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0252_0_i1_cast/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_s_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="16" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_10_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_0244_0_i1_cast8_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="0"/>
<pin id="934" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0244_0_i1_cast8/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="p_0244_0_i1_cast_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="0"/>
<pin id="938" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0244_0_i1_cast/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="1"/>
<pin id="942" dir="0" index="1" bw="4" slack="1"/>
<pin id="943" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp2_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="0"/>
<pin id="947" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp3_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="0"/>
<pin id="951" dir="0" index="1" bw="5" slack="1"/>
<pin id="952" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp3_cast_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="7" slack="0"/>
<pin id="956" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_13_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="0"/>
<pin id="960" dir="0" index="1" bw="7" slack="0"/>
<pin id="961" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_14_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_not1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="64" slack="0"/>
<pin id="972" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_not1/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_Val2_3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="1"/>
<pin id="977" dir="0" index="1" bw="64" slack="1"/>
<pin id="978" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="979" class="1004" name="AA_V_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="64" slack="0"/>
<pin id="981" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="AA_V_1/7 "/>
</bind>
</comp>

<comp id="983" class="1004" name="BB_V_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="0"/>
<pin id="985" dir="0" index="1" bw="64" slack="0"/>
<pin id="986" dir="0" index="2" bw="6" slack="0"/>
<pin id="987" dir="0" index="3" bw="6" slack="0"/>
<pin id="988" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="BB_V_1/7 "/>
</bind>
</comp>

<comp id="993" class="1004" name="CC_V_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="0"/>
<pin id="995" dir="0" index="1" bw="64" slack="0"/>
<pin id="996" dir="0" index="2" bw="7" slack="0"/>
<pin id="997" dir="0" index="3" bw="7" slack="0"/>
<pin id="998" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="CC_V_1/7 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="DD_V_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="0"/>
<pin id="1005" dir="0" index="1" bw="64" slack="0"/>
<pin id="1006" dir="0" index="2" bw="7" slack="0"/>
<pin id="1007" dir="0" index="3" bw="7" slack="0"/>
<pin id="1008" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DD_V_1/7 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_15_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="0" index="1" bw="16" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="p_0167_0_i_cast_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="0"/>
<pin id="1021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0167_0_i_cast/7 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_16_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="0"/>
<pin id="1025" dir="0" index="1" bw="16" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_0252_0_i_cast_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="0"/>
<pin id="1031" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0252_0_i_cast/7 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_17_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="0"/>
<pin id="1035" dir="0" index="1" bw="16" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_18_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="16" slack="0"/>
<pin id="1041" dir="0" index="1" bw="16" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_0244_0_i_cast7_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="0"/>
<pin id="1047" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0244_0_i_cast7/8 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="p_0244_0_i_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="0"/>
<pin id="1051" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0244_0_i_cast/8 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp5_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="6" slack="0"/>
<pin id="1055" dir="0" index="1" bw="4" slack="1"/>
<pin id="1056" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp5_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="0"/>
<pin id="1060" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/8 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp6_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="5" slack="1"/>
<pin id="1065" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp6_cast_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="7" slack="0"/>
<pin id="1069" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/8 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_19_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="0"/>
<pin id="1073" dir="0" index="1" bw="7" slack="0"/>
<pin id="1074" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="r_V_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="14" slack="0"/>
<pin id="1079" dir="0" index="1" bw="8" slack="3"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_25_cast_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/8 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_20_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="14" slack="0"/>
<pin id="1091" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_22_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="14" slack="1"/>
<pin id="1096" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="i_assign_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="2"/>
<pin id="1100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_2/10 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="p_Result_3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="64" slack="0"/>
<pin id="1103" dir="0" index="1" bw="64" slack="4"/>
<pin id="1104" dir="0" index="2" bw="8" slack="0"/>
<pin id="1105" dir="0" index="3" bw="1" slack="0"/>
<pin id="1106" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_3/10 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_23_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="0"/>
<pin id="1113" dir="0" index="1" bw="64" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="i_assign_3_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="5"/>
<pin id="1119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_3/10 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_Result_4_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="0"/>
<pin id="1122" dir="0" index="1" bw="64" slack="7"/>
<pin id="1123" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124" dir="0" index="3" bw="1" slack="0"/>
<pin id="1125" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_4/10 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="StgValue_264_store_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="64" slack="0"/>
<pin id="1131" dir="0" index="1" bw="64" slack="0"/>
<pin id="1132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_264/10 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="alloc_cmd_read_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="1"/>
<pin id="1137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alloc_cmd_read "/>
</bind>
</comp>

<comp id="1141" class="1005" name="alloc_size_read_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alloc_size_read "/>
</bind>
</comp>

<comp id="1146" class="1005" name="alloc_free_target_re_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alloc_free_target_re "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="7"/>
<pin id="1154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1156" class="1005" name="p_Val2_2_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="64" slack="1"/>
<pin id="1158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp_3_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_25_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="6" slack="1"/>
<pin id="1168" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp_6_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="64" slack="1"/>
<pin id="1173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="heap_tree_V_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="6" slack="1"/>
<pin id="1178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="heap_tree_V_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="or_cond_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="7"/>
<pin id="1183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1185" class="1005" name="p_not_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="64" slack="1"/>
<pin id="1187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_not "/>
</bind>
</comp>

<comp id="1205" class="1005" name="p_0167_0_i1_cast_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="6" slack="1"/>
<pin id="1207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_0167_0_i1_cast "/>
</bind>
</comp>

<comp id="1213" class="1005" name="p_0252_0_i1_cast_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="7" slack="1"/>
<pin id="1215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0252_0_i1_cast "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_13_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="3"/>
<pin id="1226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_14_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="64" slack="5"/>
<pin id="1232" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="heap_tree_V_addr_2_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="6" slack="1"/>
<pin id="1237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="heap_tree_V_addr_2 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="p_Val2_4_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="64" slack="1"/>
<pin id="1242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="p_not1_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="64" slack="1"/>
<pin id="1248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_not1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="DD_V_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="1"/>
<pin id="1262" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="DD_V_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="p_0167_0_i_cast_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="1"/>
<pin id="1269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_0167_0_i_cast "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_0252_0_i_cast_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="7" slack="1"/>
<pin id="1277" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0252_0_i_cast "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_18_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="tmp_19_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="2"/>
<pin id="1289" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_20_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="14" slack="1"/>
<pin id="1294" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="230"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="328"><net_src comp="120" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="329"><net_src comp="122" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="330"><net_src comp="124" pin="0"/><net_sink comp="292" pin=4"/></net>

<net id="331"><net_src comp="126" pin="0"/><net_sink comp="292" pin=6"/></net>

<net id="332"><net_src comp="128" pin="0"/><net_sink comp="292" pin=8"/></net>

<net id="333"><net_src comp="130" pin="0"/><net_sink comp="292" pin=10"/></net>

<net id="334"><net_src comp="132" pin="0"/><net_sink comp="292" pin=12"/></net>

<net id="335"><net_src comp="134" pin="0"/><net_sink comp="292" pin=14"/></net>

<net id="336"><net_src comp="136" pin="0"/><net_sink comp="292" pin=16"/></net>

<net id="337"><net_src comp="138" pin="0"/><net_sink comp="292" pin=18"/></net>

<net id="338"><net_src comp="140" pin="0"/><net_sink comp="292" pin=20"/></net>

<net id="339"><net_src comp="142" pin="0"/><net_sink comp="292" pin=22"/></net>

<net id="340"><net_src comp="144" pin="0"/><net_sink comp="292" pin=24"/></net>

<net id="341"><net_src comp="146" pin="0"/><net_sink comp="292" pin=26"/></net>

<net id="342"><net_src comp="148" pin="0"/><net_sink comp="292" pin=28"/></net>

<net id="343"><net_src comp="150" pin="0"/><net_sink comp="292" pin=30"/></net>

<net id="344"><net_src comp="120" pin="0"/><net_sink comp="292" pin=32"/></net>

<net id="384"><net_src comp="152" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="385"><net_src comp="154" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="386"><net_src comp="156" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="387"><net_src comp="158" pin="0"/><net_sink comp="348" pin=6"/></net>

<net id="388"><net_src comp="160" pin="0"/><net_sink comp="348" pin=8"/></net>

<net id="389"><net_src comp="162" pin="0"/><net_sink comp="348" pin=10"/></net>

<net id="390"><net_src comp="164" pin="0"/><net_sink comp="348" pin=12"/></net>

<net id="391"><net_src comp="166" pin="0"/><net_sink comp="348" pin=14"/></net>

<net id="392"><net_src comp="168" pin="0"/><net_sink comp="348" pin=16"/></net>

<net id="393"><net_src comp="170" pin="0"/><net_sink comp="348" pin=18"/></net>

<net id="394"><net_src comp="172" pin="0"/><net_sink comp="348" pin=20"/></net>

<net id="395"><net_src comp="174" pin="0"/><net_sink comp="348" pin=22"/></net>

<net id="396"><net_src comp="176" pin="0"/><net_sink comp="348" pin=24"/></net>

<net id="397"><net_src comp="178" pin="0"/><net_sink comp="348" pin=26"/></net>

<net id="398"><net_src comp="180" pin="0"/><net_sink comp="348" pin=28"/></net>

<net id="399"><net_src comp="182" pin="0"/><net_sink comp="348" pin=30"/></net>

<net id="400"><net_src comp="184" pin="0"/><net_sink comp="348" pin=32"/></net>

<net id="440"><net_src comp="186" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="441"><net_src comp="188" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="442"><net_src comp="190" pin="0"/><net_sink comp="404" pin=4"/></net>

<net id="443"><net_src comp="192" pin="0"/><net_sink comp="404" pin=6"/></net>

<net id="444"><net_src comp="194" pin="0"/><net_sink comp="404" pin=8"/></net>

<net id="445"><net_src comp="196" pin="0"/><net_sink comp="404" pin=10"/></net>

<net id="446"><net_src comp="198" pin="0"/><net_sink comp="404" pin=12"/></net>

<net id="447"><net_src comp="200" pin="0"/><net_sink comp="404" pin=14"/></net>

<net id="448"><net_src comp="202" pin="0"/><net_sink comp="404" pin=16"/></net>

<net id="449"><net_src comp="204" pin="0"/><net_sink comp="404" pin=18"/></net>

<net id="450"><net_src comp="206" pin="0"/><net_sink comp="404" pin=20"/></net>

<net id="451"><net_src comp="208" pin="0"/><net_sink comp="404" pin=22"/></net>

<net id="452"><net_src comp="210" pin="0"/><net_sink comp="404" pin=24"/></net>

<net id="453"><net_src comp="212" pin="0"/><net_sink comp="404" pin=26"/></net>

<net id="454"><net_src comp="214" pin="0"/><net_sink comp="404" pin=28"/></net>

<net id="455"><net_src comp="216" pin="0"/><net_sink comp="404" pin=30"/></net>

<net id="456"><net_src comp="218" pin="0"/><net_sink comp="404" pin=32"/></net>

<net id="457"><net_src comp="404" pin="34"/><net_sink comp="401" pin=0"/></net>

<net id="461"><net_src comp="152" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="154" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="156" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="158" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="160" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="162" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="164" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="166" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="168" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="170" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="471"><net_src comp="172" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="472"><net_src comp="174" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="176" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="474"><net_src comp="178" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="475"><net_src comp="180" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="476"><net_src comp="182" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="477"><net_src comp="184" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="514"><net_src comp="458" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="515"><net_src comp="458" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="516"><net_src comp="458" pin="1"/><net_sink comp="478" pin=4"/></net>

<net id="517"><net_src comp="458" pin="1"/><net_sink comp="478" pin=6"/></net>

<net id="518"><net_src comp="458" pin="1"/><net_sink comp="478" pin=8"/></net>

<net id="519"><net_src comp="458" pin="1"/><net_sink comp="478" pin=10"/></net>

<net id="520"><net_src comp="458" pin="1"/><net_sink comp="478" pin=12"/></net>

<net id="521"><net_src comp="458" pin="1"/><net_sink comp="478" pin=14"/></net>

<net id="522"><net_src comp="458" pin="1"/><net_sink comp="478" pin=16"/></net>

<net id="523"><net_src comp="458" pin="1"/><net_sink comp="478" pin=18"/></net>

<net id="524"><net_src comp="458" pin="1"/><net_sink comp="478" pin=20"/></net>

<net id="525"><net_src comp="458" pin="1"/><net_sink comp="478" pin=22"/></net>

<net id="526"><net_src comp="458" pin="1"/><net_sink comp="478" pin=24"/></net>

<net id="527"><net_src comp="458" pin="1"/><net_sink comp="478" pin=26"/></net>

<net id="528"><net_src comp="458" pin="1"/><net_sink comp="478" pin=28"/></net>

<net id="529"><net_src comp="458" pin="1"/><net_sink comp="478" pin=30"/></net>

<net id="530"><net_src comp="458" pin="1"/><net_sink comp="478" pin=32"/></net>

<net id="570"><net_src comp="120" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="571"><net_src comp="122" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="572"><net_src comp="124" pin="0"/><net_sink comp="534" pin=4"/></net>

<net id="573"><net_src comp="126" pin="0"/><net_sink comp="534" pin=6"/></net>

<net id="574"><net_src comp="128" pin="0"/><net_sink comp="534" pin=8"/></net>

<net id="575"><net_src comp="130" pin="0"/><net_sink comp="534" pin=10"/></net>

<net id="576"><net_src comp="132" pin="0"/><net_sink comp="534" pin=12"/></net>

<net id="577"><net_src comp="134" pin="0"/><net_sink comp="534" pin=14"/></net>

<net id="578"><net_src comp="136" pin="0"/><net_sink comp="534" pin=16"/></net>

<net id="579"><net_src comp="138" pin="0"/><net_sink comp="534" pin=18"/></net>

<net id="580"><net_src comp="140" pin="0"/><net_sink comp="534" pin=20"/></net>

<net id="581"><net_src comp="142" pin="0"/><net_sink comp="534" pin=22"/></net>

<net id="582"><net_src comp="144" pin="0"/><net_sink comp="534" pin=24"/></net>

<net id="583"><net_src comp="146" pin="0"/><net_sink comp="534" pin=26"/></net>

<net id="584"><net_src comp="148" pin="0"/><net_sink comp="534" pin=28"/></net>

<net id="585"><net_src comp="150" pin="0"/><net_sink comp="534" pin=30"/></net>

<net id="586"><net_src comp="120" pin="0"/><net_sink comp="534" pin=32"/></net>

<net id="626"><net_src comp="152" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="627"><net_src comp="154" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="628"><net_src comp="156" pin="0"/><net_sink comp="590" pin=4"/></net>

<net id="629"><net_src comp="158" pin="0"/><net_sink comp="590" pin=6"/></net>

<net id="630"><net_src comp="160" pin="0"/><net_sink comp="590" pin=8"/></net>

<net id="631"><net_src comp="162" pin="0"/><net_sink comp="590" pin=10"/></net>

<net id="632"><net_src comp="164" pin="0"/><net_sink comp="590" pin=12"/></net>

<net id="633"><net_src comp="166" pin="0"/><net_sink comp="590" pin=14"/></net>

<net id="634"><net_src comp="168" pin="0"/><net_sink comp="590" pin=16"/></net>

<net id="635"><net_src comp="170" pin="0"/><net_sink comp="590" pin=18"/></net>

<net id="636"><net_src comp="172" pin="0"/><net_sink comp="590" pin=20"/></net>

<net id="637"><net_src comp="174" pin="0"/><net_sink comp="590" pin=22"/></net>

<net id="638"><net_src comp="176" pin="0"/><net_sink comp="590" pin=24"/></net>

<net id="639"><net_src comp="178" pin="0"/><net_sink comp="590" pin=26"/></net>

<net id="640"><net_src comp="180" pin="0"/><net_sink comp="590" pin=28"/></net>

<net id="641"><net_src comp="182" pin="0"/><net_sink comp="590" pin=30"/></net>

<net id="642"><net_src comp="184" pin="0"/><net_sink comp="590" pin=32"/></net>

<net id="646"><net_src comp="186" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="188" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="190" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="192" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="194" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="196" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="198" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="653"><net_src comp="200" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="202" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="655"><net_src comp="204" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="656"><net_src comp="206" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="657"><net_src comp="208" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="658"><net_src comp="210" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="659"><net_src comp="212" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="660"><net_src comp="214" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="661"><net_src comp="216" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="662"><net_src comp="218" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="699"><net_src comp="643" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="700"><net_src comp="643" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="701"><net_src comp="643" pin="1"/><net_sink comp="663" pin=4"/></net>

<net id="702"><net_src comp="643" pin="1"/><net_sink comp="663" pin=6"/></net>

<net id="703"><net_src comp="643" pin="1"/><net_sink comp="663" pin=8"/></net>

<net id="704"><net_src comp="643" pin="1"/><net_sink comp="663" pin=10"/></net>

<net id="705"><net_src comp="643" pin="1"/><net_sink comp="663" pin=12"/></net>

<net id="706"><net_src comp="643" pin="1"/><net_sink comp="663" pin=14"/></net>

<net id="707"><net_src comp="643" pin="1"/><net_sink comp="663" pin=16"/></net>

<net id="708"><net_src comp="643" pin="1"/><net_sink comp="663" pin=18"/></net>

<net id="709"><net_src comp="643" pin="1"/><net_sink comp="663" pin=20"/></net>

<net id="710"><net_src comp="643" pin="1"/><net_sink comp="663" pin=22"/></net>

<net id="711"><net_src comp="643" pin="1"/><net_sink comp="663" pin=24"/></net>

<net id="712"><net_src comp="643" pin="1"/><net_sink comp="663" pin=26"/></net>

<net id="713"><net_src comp="643" pin="1"/><net_sink comp="663" pin=28"/></net>

<net id="714"><net_src comp="643" pin="1"/><net_sink comp="663" pin=30"/></net>

<net id="715"><net_src comp="643" pin="1"/><net_sink comp="663" pin=32"/></net>

<net id="755"><net_src comp="152" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="756"><net_src comp="154" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="757"><net_src comp="156" pin="0"/><net_sink comp="719" pin=4"/></net>

<net id="758"><net_src comp="158" pin="0"/><net_sink comp="719" pin=6"/></net>

<net id="759"><net_src comp="160" pin="0"/><net_sink comp="719" pin=8"/></net>

<net id="760"><net_src comp="162" pin="0"/><net_sink comp="719" pin=10"/></net>

<net id="761"><net_src comp="164" pin="0"/><net_sink comp="719" pin=12"/></net>

<net id="762"><net_src comp="166" pin="0"/><net_sink comp="719" pin=14"/></net>

<net id="763"><net_src comp="168" pin="0"/><net_sink comp="719" pin=16"/></net>

<net id="764"><net_src comp="170" pin="0"/><net_sink comp="719" pin=18"/></net>

<net id="765"><net_src comp="172" pin="0"/><net_sink comp="719" pin=20"/></net>

<net id="766"><net_src comp="174" pin="0"/><net_sink comp="719" pin=22"/></net>

<net id="767"><net_src comp="176" pin="0"/><net_sink comp="719" pin=24"/></net>

<net id="768"><net_src comp="178" pin="0"/><net_sink comp="719" pin=26"/></net>

<net id="769"><net_src comp="180" pin="0"/><net_sink comp="719" pin=28"/></net>

<net id="770"><net_src comp="182" pin="0"/><net_sink comp="719" pin=30"/></net>

<net id="771"><net_src comp="184" pin="0"/><net_sink comp="719" pin=32"/></net>

<net id="776"><net_src comp="48" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="8" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="50" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="795"><net_src comp="56" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="58" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="797"><net_src comp="60" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="801"><net_src comp="789" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="806"><net_src comp="789" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="813"><net_src comp="64" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="777" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="803" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="66" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="821"><net_src comp="807" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="8" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="777" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="62" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="70" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="38" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="840"><net_src comp="823" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="829" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="62" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="777" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="857"><net_src comp="64" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="259" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="848" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="66" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="861"><net_src comp="851" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="869"><net_src comp="862" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="876"><net_src comp="74" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="862" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="76" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="78" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="886"><net_src comp="74" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="862" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="80" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="82" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="896"><net_src comp="74" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="862" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="84" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="86" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="904"><net_src comp="866" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="88" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="292" pin="34"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="870" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="88" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="348" pin="34"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="880" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="88" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="890" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="88" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="478" pin="34"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="401" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="936" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="949" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="962"><net_src comp="945" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="954" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="973"><net_src comp="62" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="259" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="982"><net_src comp="975" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="989"><net_src comp="74" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="975" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="76" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="78" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="999"><net_src comp="74" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="975" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="80" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="82" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1009"><net_src comp="74" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="975" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1011"><net_src comp="84" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1012"><net_src comp="86" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1017"><net_src comp="979" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="88" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="534" pin="34"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="983" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="88" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="590" pin="34"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="993" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="88" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1003" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="88" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="719" pin="34"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="663" pin="34"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1049" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1058" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="220" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="186" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1087"><net_src comp="1071" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1084" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1077" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="1094" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1107"><net_src comp="64" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="1098" pin="1"/><net_sink comp="1101" pin=2"/></net>

<net id="1109"><net_src comp="224" pin="0"/><net_sink comp="1101" pin=3"/></net>

<net id="1110"><net_src comp="1101" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="1115"><net_src comp="1101" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="62" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1126"><net_src comp="64" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="1117" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1128"><net_src comp="224" pin="0"/><net_sink comp="1120" pin=3"/></net>

<net id="1133"><net_src comp="1120" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="8" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1138"><net_src comp="226" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1144"><net_src comp="232" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1149"><net_src comp="238" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1155"><net_src comp="772" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="777" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1165"><net_src comp="781" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="786" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1174"><net_src comp="798" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1179"><net_src comp="252" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1184"><net_src comp="836" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="842" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1208"><net_src comp="906" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1216"><net_src comp="916" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1227"><net_src comp="958" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1233"><net_src comp="964" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1238"><net_src comp="273" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1243"><net_src comp="259" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1249"><net_src comp="969" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1263"><net_src comp="1003" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1270"><net_src comp="1019" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1278"><net_src comp="1029" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1286"><net_src comp="1039" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1290"><net_src comp="1071" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1295"><net_src comp="1088" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1094" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alloc_addr | {2 9 }
	Port: top_heap_V | {2 10 }
	Port: heap_tree_V | {3 10 }
 - Input state : 
	Port: KWTA_mini1_theta : alloc_size | {1 }
	Port: KWTA_mini1_theta : alloc_free_target | {1 }
	Port: KWTA_mini1_theta : alloc_cmd | {1 }
	Port: KWTA_mini1_theta : top_heap_V | {2 }
	Port: KWTA_mini1_theta : heap_tree_V | {2 3 5 6 }
  - Chain level:
	State 1
		empty : 1
	State 2
		StgValue_28 : 1
		StgValue_30 : 1
		empty_26 : 1
		tmp_6 : 1
		heap_tree_V_addr : 2
		p_Val2_1 : 3
		i_assign_1 : 1
		p_Result_1 : 2
		StgValue_43 : 3
		tmp_1 : 1
		or_cond : 2
		StgValue_49 : 2
		p_not : 1
		empty_23 : 1
	State 3
		p_Result_s : 1
		StgValue_60 : 2
	State 4
		tmp_5 : 1
		StgValue_69 : 2
		StgValue_70 : 1
		p_0167_0_i1 : 3
		p_0167_0_i1_cast : 4
		tmp_8 : 1
		StgValue_89 : 2
		StgValue_90 : 1
		p_0252_0_i1 : 3
		p_0252_0_i1_cast : 4
		tmp_s : 1
		StgValue_109 : 2
		StgValue_110 : 1
		p_0248_0_i1 : 3
		tmp_10 : 1
		StgValue_128 : 2
		StgValue_129 : 1
	State 5
		p_0244_0_i1_cast8 : 1
		p_0244_0_i1_cast : 2
		tmp2_cast : 1
		tmp3 : 3
		tmp3_cast : 4
		tmp_13 : 5
		tmp_14 : 6
		heap_tree_V_addr_2 : 7
		p_Val2_4 : 8
	State 6
		p_not1 : 1
	State 7
		tmp_15 : 1
		StgValue_164 : 2
		StgValue_165 : 1
		p_0167_0_i : 3
		p_0167_0_i_cast : 4
		tmp_16 : 1
		StgValue_184 : 2
		StgValue_185 : 1
		p_0252_0_i : 3
		p_0252_0_i_cast : 4
		tmp_17 : 1
		StgValue_204 : 2
		StgValue_205 : 1
		tmp_18 : 1
	State 8
		p_0244_0_i : 1
		p_0244_0_i_cast7 : 2
		p_0244_0_i_cast : 3
		tmp5 : 1
		tmp5_cast : 2
		tmp6 : 4
		tmp6_cast : 5
		tmp_19 : 6
		tmp_25_cast : 7
		tmp_20 : 8
	State 9
		StgValue_254 : 1
		empty_24 : 1
	State 10
		p_Result_3 : 1
		StgValue_259 : 2
		tmp_23 : 2
		StgValue_261 : 3
		p_Result_4 : 1
		StgValue_264 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_772            |    0    |    11   |
|          |           tmp_3_fu_781           |    0    |    11   |
|          |           tmp_1_fu_823           |    0    |    29   |
|          |           tmp_5_fu_900           |    0    |    13   |
|          |           tmp_8_fu_910           |    0    |    13   |
|   icmp   |           tmp_s_fu_920           |    0    |    13   |
|          |           tmp_10_fu_926          |    0    |    13   |
|          |          tmp_15_fu_1013          |    0    |    13   |
|          |          tmp_16_fu_1023          |    0    |    13   |
|          |          tmp_17_fu_1033          |    0    |    13   |
|          |          tmp_18_fu_1039          |    0    |    13   |
|          |          tmp_23_fu_1111          |    0    |    29   |
|----------|----------------------------------|---------|---------|
|    sub   |           p_not_fu_842           |    0    |    71   |
|          |           p_not1_fu_969          |    0    |    71   |
|----------|----------------------------------|---------|---------|
|    and   |          p_Val2_s_fu_862         |    0    |    64   |
|          |          p_Val2_3_fu_975         |    0    |    64   |
|----------|----------------------------------|---------|---------|
|          |            tmp2_fu_940           |    0    |    15   |
|          |            tmp3_fu_949           |    0    |    15   |
|          |           tmp_13_fu_958          |    0    |    15   |
|    add   |           tmp5_fu_1053           |    0    |    15   |
|          |           tmp6_fu_1062           |    0    |    15   |
|          |          tmp_19_fu_1071          |    0    |    15   |
|          |          tmp_20_fu_1088          |    0    |    19   |
|----------|----------------------------------|---------|---------|
|    or    |          or_cond_fu_836          |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |    alloc_cmd_read_read_fu_226    |    0    |    0    |
|   read   |    alloc_size_read_read_fu_232   |    0    |    0    |
|          | alloc_free_target_re_read_fu_238 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_244         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_25_fu_786          |    0    |    0    |
|   trunc  |            AA_V_fu_866           |    0    |    0    |
|          |           AA_V_1_fu_979          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_2_fu_789        |    0    |    0    |
|          |            BB_V_fu_870           |    0    |    0    |
|          |            CC_V_fu_880           |    0    |    0    |
|partselect|            DD_V_fu_890           |    0    |    0    |
|          |           BB_V_1_fu_983          |    0    |    0    |
|          |           CC_V_1_fu_993          |    0    |    0    |
|          |          DD_V_1_fu_1003          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_6_fu_798           |    0    |    0    |
|          |         i_assign_1_fu_803        |    0    |    0    |
|          |          i_assign_fu_848         |    0    |    0    |
|          |      p_0167_0_i1_cast_fu_906     |    0    |    0    |
|          |      p_0252_0_i1_cast_fu_916     |    0    |    0    |
|          |      p_0244_0_i1_cast_fu_936     |    0    |    0    |
|          |         tmp2_cast_fu_945         |    0    |    0    |
|          |         tmp3_cast_fu_954         |    0    |    0    |
|   zext   |           tmp_14_fu_964          |    0    |    0    |
|          |      p_0167_0_i_cast_fu_1019     |    0    |    0    |
|          |      p_0252_0_i_cast_fu_1029     |    0    |    0    |
|          |      p_0244_0_i_cast_fu_1049     |    0    |    0    |
|          |         tmp5_cast_fu_1058        |    0    |    0    |
|          |         tmp6_cast_fu_1067        |    0    |    0    |
|          |        tmp_25_cast_fu_1084       |    0    |    0    |
|          |          tmp_22_fu_1094          |    0    |    0    |
|          |        i_assign_2_fu_1098        |    0    |    0    |
|          |        i_assign_3_fu_1117        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_1_fu_807        |    0    |    0    |
|  bitset  |         p_Result_s_fu_851        |    0    |    0    |
|          |        p_Result_3_fu_1101        |    0    |    0    |
|          |        p_Result_4_fu_1120        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_2_fu_829           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |     p_0244_0_i1_cast8_fu_932     |    0    |    0    |
|          |     p_0244_0_i_cast7_fu_1045     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|            r_V_fu_1077           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   565   |
|----------|----------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|heap_tree_V|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       DD_V_1_reg_1260       |   16   |
|   alloc_cmd_read_reg_1135   |    8   |
|alloc_free_target_re_reg_1146|   32   |
|   alloc_size_read_reg_1141  |   32   |
| heap_tree_V_addr_2_reg_1235 |    6   |
|  heap_tree_V_addr_reg_1176  |    6   |
|       or_cond_reg_1181      |    1   |
|  p_0167_0_i1_cast_reg_1205  |    6   |
|     p_0167_0_i1_reg_289     |    4   |
|   p_0167_0_i_cast_reg_1267  |    6   |
|      p_0167_0_i_reg_531     |    4   |
|     p_0244_0_i1_reg_458     |    5   |
|      p_0244_0_i_reg_716     |    5   |
|     p_0248_0_i1_reg_401     |    6   |
|      p_0248_0_i_reg_643     |    6   |
|  p_0252_0_i1_cast_reg_1213  |    7   |
|     p_0252_0_i1_reg_345     |    5   |
|   p_0252_0_i_cast_reg_1275  |    7   |
|      p_0252_0_i_reg_587     |    5   |
|      p_Val2_2_reg_1156      |   64   |
|      p_Val2_4_reg_1240      |   64   |
|       p_not1_reg_1246       |   64   |
|        p_not_reg_1185       |   64   |
|       tmp_13_reg_1224       |    8   |
|       tmp_14_reg_1230       |   64   |
|       tmp_18_reg_1283       |    1   |
|       tmp_19_reg_1287       |    8   |
|       tmp_20_reg_1292       |   14   |
|       tmp_25_reg_1166       |    6   |
|        tmp_3_reg_1162       |    1   |
|        tmp_6_reg_1171       |   64   |
|         tmp_reg_1152        |    1   |
+-----------------------------+--------+
|            Total            |   590  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_244  |  p2  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_259  |  p0  |   6  |   6  |   36   ||    33   |
|  grp_access_fu_259  |  p1  |   2  |  64  |   128  ||    9    |
| p_0244_0_i1_reg_458 |  p0  |  17  |   5  |   85   ||    33   |
|  p_0248_0_i_reg_643 |  p0  |  17  |   6  |   102  ||    33   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   379  ||  9.955  ||   117   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   565  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   117  |
|  Register |    -   |    -   |   590  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   590  |   682  |
+-----------+--------+--------+--------+--------+
