("1BitAdder:/\t1BitAdder Design extracted" (("open" (nil hierarchy "/{Design 1BitAdder extracted }:a"))) (((-5.503 -15.113) (73.555 43.823)) "a" "Layout" 3))("1BitAdder:/\t1BitAdder Design layout" (("open" (nil hierarchy "/{Design 1BitAdder layout }:a"))) (((17.544 6.685) (57.422 22.493)) "a" "Layout" 21))("xor2:/\txor2 Design layout" (("open" (nil hierarchy "/{Design xor2 layout }:a"))) (((10.302 -18.397) (28.302 -4.978)) "a" "Layout" 16))("1BitAdder:/\t1BitAdder Design schematic" (("open" (nil hierarchy "/{Design 1BitAdder schematic }:a"))) (((-3.35 -4.5125) (7.725 4.275)) "a" "Schematics" 11))("xor2:/\txor2 Design extracted" (("open" (nil hierarchy "/{Design xor2 extracted }:a"))) (((11.873 -21.418) (36.113 -3.348)) "a" "Layout" 9))("nand2:/\tnand2 Design layout" (("open" (nil hierarchy "/{Design nand2 layout }:a"))) (((10.521 -20.709) (27.48 -8.067)) "a" "Layout" 20))("eightBitAdder:/\teightBitAdder Design schematic" (("open" (nil hierarchy "/{Design eightBitAdder schematic }:a"))) (((-3.88125 -1.79375) (4.8875 2.04375)) "a" "Schematics" 11))("xor2_simulate:/\txor2_simulate Design schematic" (("open" (nil hierarchy "/{Design xor2_simulate schematic }:a"))) (((-2.525 -1.8875) (2.525 2.00625)) "a" "Schematics" 7))("nand2_simulate:/\tnand2_simulate Design schematic" (("open" (nil hierarchy "/{Design nand2_simulate schematic }:a"))) (((-2.7125 -2.23125) (3.7875 2.925)) "a" "Schematics" 2))("inverter_simulate:/\tinverter_simulate Design schematic" (("open" (nil hierarchy "/{Design inverter_simulate schematic }:a"))) (((-2.86875 -2.25625) (2.19375 1.7625)) "a" "Schematics" 2))