{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743108215216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743108215219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 21:43:19 2025 " "Processing started: Thu Mar 27 21:43:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743108215219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108215219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cic -c cic " "Command: quartus_map --read_settings_files=on --write_settings_files=off cic -c cic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108215219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743108215790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743108215790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_wrp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_wrp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_wrp " "Found entity 1: cic_wrp" {  } { { "../src/cic_wrp.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_wrp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108226262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108226262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_pc " "Found entity 1: cic_pc" {  } { { "../src/cic_pc.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108226284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108226284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_int.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_int.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_int " "Found entity 1: cic_int" {  } { { "../src/cic_int.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_int.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108226297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108226297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_expander.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_expander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_expander " "Found entity 1: cic_expander" {  } { { "../src/cic_expander.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_expander.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108226318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108226318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic_comb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic_comb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_comb " "Found entity 1: cic_comb" {  } { { "../src/cic_comb.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_comb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108226338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108226338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica3/p3/src/cic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica3/p3/src/cic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "../src/cic.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743108226354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108226354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cic " "Elaborating entity \"cic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743108226415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_pc cic_pc:UUT " "Elaborating entity \"cic_pc\" for hierarchy \"cic_pc:UUT\"" {  } { { "../src/cic.sv" "UUT" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743108226474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_comb cic_pc:UUT\|cic_comb:comb " "Elaborating entity \"cic_comb\" for hierarchy \"cic_pc:UUT\|cic_comb:comb\"" {  } { { "../src/cic_pc.sv" "comb" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_pc.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743108226541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_expander cic_pc:UUT\|cic_expander:expander " "Elaborating entity \"cic_expander\" for hierarchy \"cic_pc:UUT\|cic_expander:expander\"" {  } { { "../src/cic_pc.sv" "expander" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_pc.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743108226624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cic_expander.sv(29) " "Verilog HDL assignment warning at cic_expander.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "../src/cic_expander.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_expander.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743108226625 "|cic|cic_pc:UUT|cic_expander:expander"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_int cic_pc:UUT\|cic_int:my_cic_int " "Elaborating entity \"cic_int\" for hierarchy \"cic_pc:UUT\|cic_int:my_cic_int\"" {  } { { "../src/cic_pc.sv" "my_cic_int" { Text "W:/MASTER_1/PDS-Practicas/Practica3/P3/src/cic_pc.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743108226691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743108227830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743108229078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743108229078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743108230185 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743108230185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743108230185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743108230185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743108230307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 21:43:50 2025 " "Processing ended: Thu Mar 27 21:43:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743108230307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743108230307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743108230307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743108230307 ""}
