xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../home/parallels/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../home/parallels/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
rom_16x784.v,verilog,xil_defaultlib,../../../../lab_4_basys.srcs/sources_1/ip/rom_16x784/sim/rom_16x784.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
