/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [11:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [10:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_16z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_1z & celloutsig_1_8z[10]);
  assign celloutsig_0_13z = ~((celloutsig_0_0z[5] | in_data[11]) & celloutsig_0_4z[4]);
  assign celloutsig_0_14z = ~((celloutsig_0_5z | celloutsig_0_11z[1]) & celloutsig_0_10z[9]);
  assign celloutsig_0_23z = ~((celloutsig_0_17z | _00_) & celloutsig_0_12z);
  assign celloutsig_0_29z = ~((celloutsig_0_3z | in_data[85]) & celloutsig_0_28z[4]);
  assign celloutsig_1_4z = celloutsig_1_1z | in_data[142];
  assign celloutsig_0_34z = celloutsig_0_2z[0] ^ celloutsig_0_33z[3];
  assign celloutsig_0_53z = celloutsig_0_17z ^ celloutsig_0_49z;
  assign celloutsig_0_31z = celloutsig_0_13z ^ celloutsig_0_17z;
  assign celloutsig_0_46z = ~(celloutsig_0_19z ^ celloutsig_0_14z);
  reg [6:0] _12_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= celloutsig_0_2z[7:1];
  assign { _01_[6:5], _00_, _01_[3:0] } = _12_;
  assign celloutsig_1_9z = { in_data[172:162], celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, celloutsig_1_0z[7:3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, in_data[96] };
  assign celloutsig_1_16z = { in_data[104:102], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z } / { 1'h1, in_data[162:157] };
  assign celloutsig_0_24z = celloutsig_0_18z[4:1] / { 1'h1, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_8z = { in_data[135:116], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_2z[3:1], celloutsig_1_1z } / { 1'h1, celloutsig_1_6z[3:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_6z = celloutsig_0_2z[8:4] === { celloutsig_0_4z[5:2], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_15z } === celloutsig_0_4z[4:2];
  assign celloutsig_1_1z = in_data[153:151] > celloutsig_1_0z[7:5];
  assign celloutsig_0_1z = in_data[51:42] > in_data[23:14];
  assign celloutsig_0_51z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_27z } <= { celloutsig_0_7z[2], celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_19z = celloutsig_1_2z[3:1] <= celloutsig_1_16z[4:2];
  assign celloutsig_0_56z = { _01_[6:5], _00_, _01_[3:0] } && { celloutsig_0_9z, celloutsig_0_51z, celloutsig_0_46z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_29z };
  assign celloutsig_0_57z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z } && { celloutsig_0_32z[9:1], celloutsig_0_35z, celloutsig_0_53z, celloutsig_0_29z, celloutsig_0_34z };
  assign celloutsig_1_12z = { celloutsig_1_9z[11:3], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z } && { celloutsig_1_8z[20:7], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_25z = { celloutsig_0_4z[5], celloutsig_0_24z, celloutsig_0_13z } && celloutsig_0_0z[6:1];
  assign celloutsig_0_42z = celloutsig_0_18z[3:0] < celloutsig_0_32z[8:5];
  assign celloutsig_0_49z = { in_data[53:44], celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_5z } < { celloutsig_0_0z[10:0], celloutsig_0_42z, celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_4z[5], celloutsig_0_1z, celloutsig_0_4z } < celloutsig_0_0z[10:3];
  assign celloutsig_0_17z = { celloutsig_0_4z[1], celloutsig_0_12z, celloutsig_0_11z } < celloutsig_0_10z[12:7];
  assign celloutsig_0_4z = celloutsig_0_0z[7:2] % { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_10z = { celloutsig_0_4z[5], celloutsig_0_0z } % { 1'h1, celloutsig_0_8z[3:1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_8z[4:2], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[10:8] };
  assign celloutsig_1_2z[3:1] = in_data[165] ? celloutsig_1_0z[3:1] : in_data[149:147];
  assign celloutsig_1_18z = celloutsig_1_0z[1] ? celloutsig_1_8z[25:8] : { celloutsig_1_7z[1], celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_1_0z = ~ in_data[108:98];
  assign celloutsig_1_6z = ~ { celloutsig_1_0z[10:5], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_7z = ~ celloutsig_1_6z[2:0];
  assign celloutsig_1_13z = ~ { in_data[107:98], celloutsig_1_3z, celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_8z = ~ { celloutsig_0_2z[3:0], celloutsig_0_6z };
  assign celloutsig_0_18z = ~ { celloutsig_0_7z[5:2], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_28z = ~ in_data[58:43];
  assign celloutsig_1_3z = & in_data[131:119];
  assign celloutsig_0_12z = & { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z[3:1] };
  assign celloutsig_0_16z = & { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = & { celloutsig_0_17z, celloutsig_0_5z, in_data[20:15] };
  assign celloutsig_0_15z = | celloutsig_0_0z[10:7];
  assign celloutsig_0_35z = ~^ { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_25z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z, celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = ^ in_data[75:59];
  assign celloutsig_1_11z = ^ { celloutsig_1_9z[10:8], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_9z = ^ { in_data[53:50], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z } >> { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_10z[10:3], celloutsig_0_15z, celloutsig_0_31z } <<< { celloutsig_0_4z[4:1], celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[82:71] ^ in_data[66:55];
  assign celloutsig_0_33z = celloutsig_0_22z[6:2] ^ celloutsig_0_2z[5:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_7z = celloutsig_0_2z[6:1];
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 11'h000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = in_data[44:34];
  assign _01_[4] = _00_;
  assign celloutsig_1_2z[0] = celloutsig_1_1z;
  assign { out_data[145:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
