
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035251                       # Number of seconds simulated
sim_ticks                                 35251490316                       # Number of ticks simulated
final_tick                               564815870253                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284063                       # Simulator instruction rate (inst/s)
host_op_rate                                   365572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2311347                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944396                       # Number of bytes of host memory used
host_seconds                                 15251.49                       # Real time elapsed on the host
sim_insts                                  4332386409                       # Number of instructions simulated
sim_ops                                    5575521158                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       739072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       964480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       353536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       329600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2393728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1962752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1962752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5774                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2762                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2575                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18701                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15334                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15334                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20965695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27359978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10028966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9349959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                67904306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             199708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55678554                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55678554                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55678554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20965695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27359978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10028966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9349959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              123582860                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84535949                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30964726                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25418224                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013683                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13194118                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12089831                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164369                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87396                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32014548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170083431                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30964726                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15254200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36580157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10791946                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6296060                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15660650                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       799499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83636227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47056070     56.26%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647538      4.36%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3211951      3.84%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3446242      4.12%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3020412      3.61%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580721      1.89%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1034453      1.24%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2683881      3.21%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954959     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83636227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366291                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011966                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33676286                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5879697                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34799953                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541280                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8739002                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5060813                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6634                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201730106                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51106                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8739002                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35334043                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2412249                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       791793                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33653976                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2705156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194934981                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12226                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1683773                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750590                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           71                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270697813                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909090419                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909090419                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102438549                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34256                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18234                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7210877                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19255574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240957                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3200503                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183825764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147754630                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60915601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186186432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83636227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910134                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29451752     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17826306     21.31%     56.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11969220     14.31%     70.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7625993      9.12%     79.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7541980      9.02%     88.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4437744      5.31%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382074      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746443      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654715      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83636227                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082717     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203618     13.16%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260549     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121540967     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014133      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751182     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8432326      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147754630                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747832                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546925                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010470                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380973366                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244776658                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143614009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149301555                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262411                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7043445                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1071                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284859                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8739002                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1679583                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162025                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183860013                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       338215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19255574                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026532                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18227                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7937                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1071                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358293                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145190612                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14809980                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2564014                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23006392                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579241                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196412                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.717501                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143761351                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143614009                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93702893                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261662567                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698851                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358106                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61441314                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039278                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74897225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634532                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29584262     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455320     27.31%     66.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377495     11.19%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289640      5.73%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685406      4.92%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1813519      2.42%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994926      2.66%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009341      1.35%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687316      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74897225                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687316                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255073143                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376473679                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 899722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.845359                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.845359                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.182929                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.182929                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655575721                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196980795                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189213480                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84535949                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31095007                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27186039                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1967459                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15593718                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14966124                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2236681                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36678197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173042099                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31095007                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17202805                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35624825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9647345                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3800054                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18084461                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       784943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83771790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.377486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.174322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48146965     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1760548      2.10%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3231046      3.86%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3034218      3.62%     67.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4993877      5.96%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5195360      6.20%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1232760      1.47%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924051      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15252965     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83771790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367832                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.046965                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37816610                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3675181                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34478481                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138515                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7663002                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3383370                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5701                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193603292                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1639                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7663002                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39399658                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1100432                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       445018                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33013016                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2150663                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188490437                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751502                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       839423                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250212114                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857910851                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857910851                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163084343                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87127751                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22178                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10851                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5813860                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29020618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6296757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104706                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1953545                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178410215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150665404                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196485                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53396235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146525676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83771790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.798522                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28728217     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15710918     18.75%     53.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13610007     16.25%     69.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8409052     10.04%     79.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8813791     10.52%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5191420      6.20%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2282144      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607740      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418501      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83771790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         593545     66.46%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188490     21.11%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111001     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118156560     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185618      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10842      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25950189     17.22%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5362195      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150665404                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.782264                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893036                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386192116                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231828605                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145769302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151558440                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367957                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8234210                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          945                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1535455                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7663002                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         535873                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55106                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178431909                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29020618                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6296757                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10850                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1051606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206601                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147856063                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24950044                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2809338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30179770                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22355811                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5229726                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.749032                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145932152                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145769302                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89581957                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218510691                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724347                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109604043                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124478564                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53954066                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1972632                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76108788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635535                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.325416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34712425     45.61%     45.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16248776     21.35%     66.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9101126     11.96%     78.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3074024      4.04%     82.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2940585      3.86%     86.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221049      1.60%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3296742      4.33%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955061      1.25%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4559000      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76108788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109604043                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124478564                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25547708                       # Number of memory references committed
system.switch_cpus1.commit.loads             20786406                       # Number of loads committed
system.switch_cpus1.commit.membars              10840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19496162                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108653608                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680030                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4559000                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249982418                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364535045                       # The number of ROB writes
system.switch_cpus1.timesIdled                  26184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 764159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109604043                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124478564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109604043                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.771285                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.771285                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.296538                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.296538                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684045386                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191016620                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199609962                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84535949                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31364759                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25570148                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2094011                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13286243                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12266129                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3382244                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93001                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31377268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172268732                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31364759                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15648373                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38274142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11126387                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5127159                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15489625                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1014893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83785150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45511008     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2534289      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4739383      5.66%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4713866      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2927531      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2326489      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1457292      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1368665      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18206627     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83785150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371023                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037816                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32716784                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5069381                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36767678                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       224979                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9006321                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5306516                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206675655                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9006321                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35092244                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         998015                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       821004                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34572282                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3295278                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199288582                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1370404                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1007960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    279824130                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    929718977                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    929718977                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173135390                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106688733                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35492                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17048                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9166785                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18435488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9413782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117962                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3399908                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187907789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34096                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149701610                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       293298                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63514290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194263970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83785150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786732                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28507094     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18227639     21.76%     55.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12162618     14.52%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7905397      9.44%     79.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8318552      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4026469      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3174643      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       723771      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       738967      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83785150                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         931800     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176965     13.78%     86.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175181     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125222619     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2011439      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17048      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14486173      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7964331      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149701610                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770863                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1283946                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008577                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384765610                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251456502                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146278230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150985556                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       467389                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7148668                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2263611                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9006321                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         518564                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90730                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187941888                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18435488                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9413782                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17048                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1162513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2472978                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147721512                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13822776                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1980094                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21601775                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20946634                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7778999                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.747440                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146324459                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146278230                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93235993                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267540362                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.730367                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348493                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100833749                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124155969                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63786413                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2119343                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74778829                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150293                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28181606     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21033081     28.13%     65.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8737102     11.68%     77.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4359672      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4349481      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1762077      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1769663      2.37%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945795      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3640352      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74778829                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100833749                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124155969                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18436989                       # Number of memory references committed
system.switch_cpus2.commit.loads             11286818                       # Number of loads committed
system.switch_cpus2.commit.membars              17048                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17920592                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111855009                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2560716                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3640352                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259080859                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384896922                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 750799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100833749                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124155969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100833749                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.838370                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838370                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.192791                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.192791                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663593365                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203204515                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189869575                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34096                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84535949                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31932133                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26054537                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2133085                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13556917                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12580495                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3303820                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93817                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33097226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173497003                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31932133                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15884315                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37609479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11124622                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4539498                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16116189                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       825982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84220137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.547579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.341488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46610658     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3088786      3.67%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4606790      5.47%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3207109      3.81%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2238558      2.66%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2188649      2.60%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1332611      1.58%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2835194      3.37%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18111782     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84220137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377734                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.052346                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34033790                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4774885                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35913782                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       524033                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8973641                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5376865                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207815337                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8973641                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35939888                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         511804                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1513033                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34492847                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2788919                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201634069                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1163570                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       949031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    282836859                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    938622486                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    938622486                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174088137                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108748647                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36378                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17360                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8289313                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18490750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9463519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112775                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3040883                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187898750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150109753                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299501                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62653490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    191709928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84220137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782350                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916538                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29864184     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16847573     20.00%     55.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12355969     14.67%     70.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8125893      9.65%     79.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8151436      9.68%     89.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3931235      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3493091      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       653950      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       796806      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84220137                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         818746     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162201     14.11%     85.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168828     14.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125564493     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1894722      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17294      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14759261      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7873983      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150109753                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.775691                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1149775                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385888915                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    250587276                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145950127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151259528                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       469979                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7178675                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6317                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2270079                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8973641                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         270754                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50098                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187933404                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       649221                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18490750                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9463519                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17358                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1299985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1159531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2459516                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147346905                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13788774                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2762844                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21472697                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20939582                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7683923                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.743009                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146013038                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145950127                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94562251                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        268686053                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.726486                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351943                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101219599                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124767538                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63166057                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2150164                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75246496                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.658118                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.176864                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28545729     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21659623     28.78%     66.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8182143     10.87%     77.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4580152      6.09%     83.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3887720      5.17%     88.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1738667      2.31%     91.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1663172      2.21%     93.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1134394      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3854896      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75246496                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101219599                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124767538                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18505509                       # Number of memory references committed
system.switch_cpus3.commit.loads             11312072                       # Number of loads committed
system.switch_cpus3.commit.membars              17294                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18102431                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112322935                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2580566                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3854896                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           259325195                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          384846598                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 315812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101219599                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124767538                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101219599                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.835174                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.835174                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.197356                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.197356                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       661764654                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203046588                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190985722                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34588                       # number of misc regfile writes
system.l2.replacements                          18701                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1801907                       # Total number of references to valid blocks.
system.l2.sampled_refs                         149773                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.030920                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         38277.655466                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.997530                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3054.356125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.815797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3812.232962                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.997707                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1395.239395                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     16.007266                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1305.111035                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29928.858904                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            126.858679                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19890.902135                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17502.590603                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          15722.376396                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.292035                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029085                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.010645                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.009957                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.228339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000968                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151756                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.133534                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.119952                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        89538                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46607                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36500                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        30822                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  203468                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            58095                       # number of Writeback hits
system.l2.Writeback_hits::total                 58095                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        89538                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36500                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        30822                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203468                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        89538                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46607                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36500                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        30822                       # number of overall hits
system.l2.overall_hits::total                  203468                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5774                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7535                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2762                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2575                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18701                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2762                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2575                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18701                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5774                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7535                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2762                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2575                       # number of overall misses
system.l2.overall_misses::total                 18701                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       411082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    308652594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       747539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    406417253                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    157011279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       737320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    144460907                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1019056962                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       411082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    308652594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       747539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    406417253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    157011279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       737320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    144460907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1019056962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       411082                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    308652594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       747539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    406417253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    157011279                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       737320                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    144460907                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1019056962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              222169                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        58095                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             58095                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95312                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54142                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39262                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33397                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222169                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95312                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54142                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39262                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33397                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222169                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.060580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.070348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.077103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.084175                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.060580                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.070348                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084175                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.060580                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.070348                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084175                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41108.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53455.593003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 53395.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53937.259854                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56846.951122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43371.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 56101.323107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54492.110689                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41108.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53455.593003                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 53395.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53937.259854                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56846.951122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43371.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 56101.323107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54492.110689                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41108.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53455.593003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 53395.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53937.259854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56846.951122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43371.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 56101.323107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54492.110689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15334                       # number of writebacks
system.l2.writebacks::total                     15334                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18701                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18701                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       353425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    275173399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       666434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    362686221                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    141104205                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       639053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    129588714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    910748704                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       353425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    275173399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       666434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    362686221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    141104205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       639053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    129588714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    910748704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       353425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    275173399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       666434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    362686221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    141104205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       639053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    129588714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    910748704                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.060580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.070348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.077103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.084175                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.060580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.070348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.060580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.070348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084175                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35342.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47657.325771                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47602.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48133.539615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38375.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51087.691890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37591.352941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 50325.714175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48700.534945                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35342.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47657.325771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 47602.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48133.539615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38375.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51087.691890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37591.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 50325.714175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48700.534945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35342.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47657.325771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 47602.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48133.539615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38375.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51087.691890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37591.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 50325.714175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48700.534945                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997528                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015668300                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846669.636364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997528                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15660639                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15660639                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15660639                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15660639                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15660639                       # number of overall hits
system.cpu0.icache.overall_hits::total       15660639                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       486425                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       486425                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       486425                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       486425                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       486425                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       486425                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15660650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15660650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15660650                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15660650                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15660650                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15660650                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44220.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44220.454545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44220.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44220.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44220.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44220.454545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       422023                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       422023                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       422023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       422023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       422023                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       422023                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42202.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42202.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42202.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42202.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42202.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42202.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95312                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191914320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95568                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2008.144149                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.483410                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.516590                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915951                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084049                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11649727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11649727                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17289                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17289                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19359187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19359187                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19359187                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19359187                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353309                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353374                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353374                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353374                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353374                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8940087027                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8940087027                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2290058                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2290058                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8942377085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8942377085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8942377085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8942377085                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12003036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12003036                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19712561                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19712561                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19712561                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19712561                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029435                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017926                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017926                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017926                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25303.875721                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25303.875721                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35231.661538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35231.661538                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25305.701848                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25305.701848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25305.701848                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25305.701848                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18751                       # number of writebacks
system.cpu0.dcache.writebacks::total            18751                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257997                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257997                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95312                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95312                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95312                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95312                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95312                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1224388084                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1224388084                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1224388084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1224388084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1224388084                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1224388084                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004835                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004835                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004835                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004835                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12846.106304                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12846.106304                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12846.106304                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12846.106304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12846.106304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12846.106304                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.815606                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929550434                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715037.701107                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.815606                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023743                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868294                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18084444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18084444                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18084444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18084444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18084444                       # number of overall hits
system.cpu1.icache.overall_hits::total       18084444                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       877510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       877510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       877510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       877510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       877510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       877510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18084461                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18084461                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18084461                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18084461                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18084461                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18084461                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51618.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51618.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51618.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51618.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51618.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51618.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       802233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       802233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       802233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       802233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       802233                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       802233                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53482.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53482.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53482.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53482.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53482.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53482.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54142                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232413604                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54398                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4272.465973                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.998114                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.001886                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828118                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171882                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22683108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22683108                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4739602                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4739602                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10850                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27422710                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27422710                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27422710                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27422710                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145955                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       145955                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        145955                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       145955                       # number of overall misses
system.cpu1.dcache.overall_misses::total       145955                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4719902896                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4719902896                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4719902896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4719902896                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4719902896                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4719902896                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22829063                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22829063                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4739602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4739602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27568665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27568665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27568665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27568665                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006393                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006393                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005294                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005294                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005294                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005294                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32338.069241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32338.069241                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32338.069241                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32338.069241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32338.069241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32338.069241                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20448                       # number of writebacks
system.cpu1.dcache.writebacks::total            20448                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91813                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        91813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        91813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        91813                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        91813                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54142                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54142                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    792017173                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    792017173                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    792017173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    792017173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    792017173                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    792017173                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14628.517103                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14628.517103                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14628.517103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14628.517103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14628.517103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14628.517103                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997704                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018449482                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199674.907127                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997704                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15489608                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15489608                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15489608                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15489608                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15489608                       # number of overall hits
system.cpu2.icache.overall_hits::total       15489608                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       811721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       811721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15489625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15489625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15489625                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15489625                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15489625                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15489625                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39262                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169797324                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39518                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4296.708437                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.824183                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.175817                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905563                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094437                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10546833                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10546833                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7116631                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7116631                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17048                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17048                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17048                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17048                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17663464                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17663464                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17663464                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17663464                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102931                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102931                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102931                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102931                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102931                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2929349491                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2929349491                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2929349491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2929349491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2929349491                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2929349491                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10649764                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10649764                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7116631                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7116631                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17048                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17048                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17766395                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17766395                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17766395                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17766395                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009665                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009665                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005794                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005794                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005794                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005794                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28459.351323                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28459.351323                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28459.351323                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28459.351323                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28459.351323                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28459.351323                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9882                       # number of writebacks
system.cpu2.dcache.writebacks::total             9882                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63669                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63669                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63669                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63669                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39262                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39262                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39262                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39262                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39262                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39262                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    449678821                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    449678821                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    449678821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    449678821                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    449678821                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    449678821                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11453.283608                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11453.283608                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11453.283608                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11453.283608                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11453.283608                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11453.283608                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.007263                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022466735                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208351.479482                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.007263                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025653                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740396                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16116170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16116170                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16116170                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16116170                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16116170                       # number of overall hits
system.cpu3.icache.overall_hits::total       16116170                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       899154                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       899154                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       899154                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       899154                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       899154                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       899154                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16116189                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16116189                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16116189                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16116189                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16116189                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16116189                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47323.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47323.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47323.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47323.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47323.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47323.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       772321                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       772321                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       772321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       772321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       772321                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       772321                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45430.647059                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45430.647059                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45430.647059                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45430.647059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45430.647059                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45430.647059                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33397                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164830398                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33653                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4897.940689                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.002075                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.997925                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902352                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097648                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10496227                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10496227                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7158850                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7158850                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17325                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17325                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17294                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17294                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17655077                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17655077                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17655077                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17655077                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68650                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68650                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68650                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68650                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68650                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68650                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1681210685                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1681210685                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1681210685                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1681210685                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1681210685                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1681210685                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10564877                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10564877                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7158850                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7158850                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17723727                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17723727                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17723727                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17723727                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006498                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006498                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003873                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003873                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003873                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003873                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 24489.594829                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24489.594829                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 24489.594829                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24489.594829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 24489.594829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24489.594829                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9014                       # number of writebacks
system.cpu3.dcache.writebacks::total             9014                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35253                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35253                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35253                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35253                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35253                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35253                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33397                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33397                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33397                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33397                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33397                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33397                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    432671985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    432671985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    432671985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    432671985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    432671985                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    432671985                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001884                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001884                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12955.414708                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12955.414708                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12955.414708                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12955.414708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12955.414708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12955.414708                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
