Release      : 2012.3 - (nt64)                                      
Command Line : report_power -file inst_rom_display_power_routed.rpt 
Date         : Wed Mar 08 14:25:57 2017                             

Table of Contents
-----------------
1.  Settings                 
1.1.  Project                
1.2.  Device                 
1.3.  Environment            
1.4.  Default Activity Rates 
2.  Summary                  
2.1.  On-Chip Components     
2.2.  Power Supply           
2.3.  Thermal Summary        
2.4.  Confidence Level       
3.  Detailed Reports         
3.1.  By Hierarchy           
4.  Warnings                 

1.1.  Project
-------------
Design Name              :        
Design State             : ROUTED 
Settings File            : ---    
Simulation Activity File : ---    
Design Nets Matched      : NA     

1.2.  Device
------------
Family           : artix7           
Part             : xc7a200tfbg676-2 
Package          : fbg676           
Grade            : Commercial       
Process          : Typical          
Speed Grade      : -2               
Characterization : Advance          

1.3.  Environment
-----------------
Ambient Temp (C)      : 25.0             
ThetaJA (C/W)         : 1.9              
Airflow (LFM)         : 250              
Heat Sink             : Medium Profile   
ThetaSA (C/W)         : 3.4              
Board Selection       : Medium (10"x10") 
# of Board Layers     : 12 to 15         
Board Temperature (C) : 25.1             

1.4.  Default Activity Rates
----------------------------
Register Toggle Rate (%)   :  12.5 
IO Toggle Rate (%)         :  12.5 
Output Load (pF)           :   5.0 
IO Enable Probability      :   1.0 
BRAM Write Probability     :   0.5 
BRAM Enable Probability    :   0.5 
DSP Toggle Rate (%)        :  12.5 
Set Signal Probability     :  0.01 
Reset Signal Probability   :  0.01 
Enable Signal Probability  :  0.99 
Clock Frequency (MHz)      :   0.0 

2.  Summary
-----------
Total On-Chip Power (mW)  : 71.09 
Dynamic (mW)              : -0.00 
Device Static (mW)        : 71.09 
Total Off-Chip Power (mW) : 0.00  

2.1.  On-Chip Components
------------------------
------------------------------------------------------------------------
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
------------------------------------------------------------------------
| Clocks         |       0.00 |        2 |       --- |             --- |
| Slice Logic    |       0.00 |      --- |       --- |             --- |
|   Others       |       0.00 |       16 |       --- |             --- |
|   Register     |       0.00 |      345 |    267600 |             0.1 |
|   LUT as Logic |       0.00 |      747 |    133800 |             0.6 |
|   F7/F8 Muxes  |       0.00 |        8 |    133800 |             0.0 |
|   CARRY4       |       0.00 |        6 |     33450 |             0.0 |
| Signals        |       0.00 |      839 |       --- |             --- |
| Block RAM      |       0.00 |        2 |       365 |             0.5 |
| I/O            |       0.00 |       28 |       400 |             7.0 |
| Static Power   |      71.09 |          |           |                 |
| Total          |      71.09 |          |           |                 |
------------------------------------------------------------------------

2.2.  Power Supply Summary
--------------------------
-------------------------------------------------------------------
| Source  | Voltage (V) | Total (mA) | Dynamic (mA) | Static (mA) |
-------------------------------------------------------------------
| Vccbram |       1.000 |       1.05 |         0.00 |        1.05 |
| Vccint  |       1.000 |      33.45 |         0.00 |       33.45 |
| Vccaux  |       1.800 |      20.33 |         0.00 |       20.33 |
-------------------------------------------------------------------

2.3.  Thermal Summary
---------------------
Effective TJA (C/W)      : 1.9  
Max Ambient (C)          : 84.9 
Junction Temperature (C) : 25.1 

2.4.  Confidence Level
----------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Detailed Reports
--------------------
3.1.  By Hierarchy
------------------
-------------------------------------------------------------
| Name                                         | Power (mW) |
-------------------------------------------------------------
| inst_rom_display                             |       0.00 |
|   inst_rom_module                            |       0.00 |
|     U0                                       |       0.00 |
|       inst_blk_mem_gen                       |       0.00 |
|         gnbram.gnativebmg.native_blk_mem_gen |       0.00 |
|           valid.cstr                         |       0.00 |
|             ramloop[0].ram.r                 |       0.00 |
|               prim_init.ram                  |       0.00 |
|   lcd_module                                 |       0.00 |
|     lcd_draw_module                          |       0.00 |
|     lcd_init_module                          |       0.00 |
|     lcd_rom_module                           |       0.00 |
|       U0                                     |       0.00 |
|         inst_blk_mem_gen                     |       0.00 |
|           gnativebmg.native_blk_mem_gen      |       0.00 |
|             valid.cstr                       |       0.00 |
|               ramloop[0].ram.r               |       0.00 |
|                 prim_init.ram                |       0.00 |
|     touch_module                             |       0.00 |
|       int_io                                 |       0.00 |
|       sda_io                                 |       0.00 |
-------------------------------------------------------------

4. Warnings
-----------
The clock lcd_module/clk_2_BUFG is unconstrained.
The clock lcd_module/clk_2 is unconstrained.
The clock clk is unconstrained.
The clock clk_IBUF_BUFG is unconstrained.
The clock clk_IBUF is unconstrained.

