Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : rs_encoder_10_8
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:19:21 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 r
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 f
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 r
  U218/X (SAEDRVT14_INV_S_10)                             0.01       0.08 f
  U209/X (SAEDRVT14_NR2_MM_6)                             0.02       0.10 r
  U191/X (SAEDRVT14_BUF_CDC_2)                            0.05       0.15 r
  U211/X (SAEDRVT14_INV_4)                                0.03       0.18 f
  U160/X (SAEDRVT14_INV_6)                                0.02       0.20 r
  U306/X (SAEDRVT14_AO221_0P5)                            0.06       0.26 r
  U120/X (SAEDRVT14_AO22_4)                               0.03       0.28 r
  U222/X (SAEDRVT14_EO2_3)                                0.03       0.31 f
  U154/X (SAEDRVT14_NR2_MM_4)                             0.02       0.33 r
  mult1/a[3] (gf256_mult_0)                               0.00       0.33 r
  mult1/mult_121/A[3] (gf256_mult_0_DW02_mult_0)          0.00       0.33 r
  mult1/mult_121/U3/X (SAEDRVT14_INV_S_10)                0.03       0.35 f
  mult1/mult_121/U8/X (SAEDRVT14_NR2_ECO_2)               0.04       0.39 r
  mult1/mult_121/S2_3_1/S (SAEDRVT14_ADDF_V1_1)           0.03       0.42 r
  mult1/mult_121/S1_4_0/S (SAEDRVT14_ADDF_V1_1)           0.03       0.46 r
  mult1/mult_121/FS_1/A[2] (gf256_mult_0_DW01_add_0)      0.00       0.46 r
  mult1/mult_121/FS_1/SUM[2] (gf256_mult_0_DW01_add_0)
                                                          0.00       0.46 r
  mult1/mult_121/PRODUCT[4] (gf256_mult_0_DW02_mult_0)
                                                          0.00       0.46 r
  mult1/U4/X (SAEDRVT14_EN3_3)                            0.03       0.49 f
  mult1/U14/X (SAEDRVT14_EN3_3)                           0.03       0.52 r
  mult1/result[4] (gf256_mult_0)                          0.00       0.52 r
  U246/X (SAEDRVT14_NR2_MM_6)                             0.01       0.53 f
  U206/X (SAEDRVT14_AO32_2)                               0.03       0.56 f
  parity_symbols_reg[1][4]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[1][4]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                      0.00       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 r
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 f
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 r
  U218/X (SAEDRVT14_INV_S_10)                             0.01       0.08 f
  U209/X (SAEDRVT14_NR2_MM_6)                             0.02       0.10 r
  U191/X (SAEDRVT14_BUF_CDC_2)                            0.05       0.15 r
  U211/X (SAEDRVT14_INV_4)                                0.03       0.18 f
  U160/X (SAEDRVT14_INV_6)                                0.02       0.20 r
  U193/X (SAEDRVT14_AO221_0P5)                            0.05       0.25 r
  U217/X (SAEDRVT14_AO22_2)                               0.03       0.28 r
  U249/X (SAEDRVT14_EN2_3)                                0.03       0.31 f
  U188/X (SAEDRVT14_AN2B_MM_6)                            0.02       0.33 f
  mult1/a[1] (gf256_mult_0)                               0.00       0.33 f
  mult1/mult_121/A[1] (gf256_mult_0_DW02_mult_0)          0.00       0.33 f
  mult1/mult_121/U14/X (SAEDRVT14_AN2_4)                  0.02       0.35 f
  mult1/mult_121/U21/X (SAEDRVT14_EO2_2)                  0.02       0.37 f
  mult1/mult_121/S1_2_0/S (SAEDRVT14_ADDF_V1_1)           0.03       0.40 f
  mult1/mult_121/FS_1/A[0] (gf256_mult_0_DW01_add_0)      0.00       0.40 f
  mult1/mult_121/FS_1/SUM[0] (gf256_mult_0_DW01_add_0)
                                                          0.00       0.40 f
  mult1/mult_121/PRODUCT[2] (gf256_mult_0_DW02_mult_0)
                                                          0.00       0.40 f
  mult1/U22/X (SAEDRVT14_EN3_1)                           0.05       0.46 r
  mult1/U10/X (SAEDRVT14_EO4_2)                           0.06       0.52 f
  mult1/result[2] (gf256_mult_0)                          0.00       0.52 f
  U248/X (SAEDRVT14_NR2_MM_8)                             0.01       0.53 r
  U247/X (SAEDRVT14_AO32_2)                               0.03       0.55 r
  parity_symbols_reg[1][2]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[1][2]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  encode_cnt_reg[2]/Q (SAEDRVT14_FDPRB_V3_2)              0.07       0.07 r
  U138/X (SAEDRVT14_NR2_ECO_2)                            0.05       0.12 f
  U131/X (SAEDRVT14_INV_4)                                0.02       0.14 r
  U122/X (SAEDRVT14_INV_12)                               0.01       0.15 f
  U127/X (SAEDRVT14_INV_12)                               0.01       0.16 r
  U130/X (SAEDRVT14_INV_S_8)                              0.01       0.17 f
  U233/X (SAEDRVT14_AN2_MM_1)                             0.02       0.20 f
  U144/X (SAEDRVT14_OR3_2)                                0.03       0.22 f
  U162/X (SAEDRVT14_AO22_4)                               0.02       0.25 f
  U259/X (SAEDRVT14_EN2_3)                                0.03       0.27 r
  U187/X (SAEDRVT14_AN2B_MM_8)                            0.02       0.29 r
  mult1/a[6] (gf256_mult_0)                               0.00       0.29 r
  mult1/mult_121/A[6] (gf256_mult_0_DW02_mult_0)          0.00       0.29 r
  mult1/mult_121/U34/X (SAEDRVT14_INV_S_1)                0.01       0.31 f
  mult1/mult_121/U53/X (SAEDRVT14_NR2_MM_1)               0.03       0.34 r
  mult1/mult_121/S2_6_1/S (SAEDRVT14_ADDF_V1_2)           0.03       0.37 r
  mult1/mult_121/S4_0/S (SAEDRVT14_ADDF_V2_2)             0.03       0.40 r
  mult1/mult_121/FS_1/A[5] (gf256_mult_0_DW01_add_0)      0.00       0.40 r
  mult1/mult_121/FS_1/SUM[5] (gf256_mult_0_DW01_add_0)
                                                          0.00       0.40 r
  mult1/mult_121/PRODUCT[7] (gf256_mult_0_DW02_mult_0)
                                                          0.00       0.40 r
  mult1/U6/X (SAEDRVT14_EO4_2)                            0.05       0.45 r
  mult1/U7/X (SAEDRVT14_EO4_2)                            0.05       0.50 r
  mult1/result[0] (gf256_mult_0)                          0.00       0.50 r
  U229/X (SAEDRVT14_NR2_ECO_2)                            0.03       0.53 f
  U230/X (SAEDRVT14_AO32_2)                               0.03       0.56 f
  parity_symbols_reg[1][0]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[1][0]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                      0.00       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)             0.00       0.00 r
  encode_cnt_reg[2]/Q (SAEDRVT14_FDPRB_V3_2)              0.07       0.07 r
  U138/X (SAEDRVT14_NR2_ECO_2)                            0.05       0.12 f
  U131/X (SAEDRVT14_INV_4)                                0.02       0.14 r
  U122/X (SAEDRVT14_INV_12)                               0.01       0.15 f
  U127/X (SAEDRVT14_INV_12)                               0.01       0.16 r
  U130/X (SAEDRVT14_INV_S_8)                              0.01       0.17 f
  U233/X (SAEDRVT14_AN2_MM_1)                             0.02       0.20 f
  U144/X (SAEDRVT14_OR3_2)                                0.03       0.22 f
  U162/X (SAEDRVT14_AO22_4)                               0.02       0.25 f
  U259/X (SAEDRVT14_EN2_3)                                0.03       0.27 r
  U187/X (SAEDRVT14_AN2B_MM_8)                            0.02       0.29 r
  mult1/a[6] (gf256_mult_0)                               0.00       0.29 r
  mult1/mult_121/A[6] (gf256_mult_0_DW02_mult_0)          0.00       0.29 r
  mult1/mult_121/U34/X (SAEDRVT14_INV_S_1)                0.01       0.31 f
  mult1/mult_121/U53/X (SAEDRVT14_NR2_MM_1)               0.03       0.34 r
  mult1/mult_121/S2_6_1/S (SAEDRVT14_ADDF_V1_2)           0.03       0.37 r
  mult1/mult_121/S4_0/S (SAEDRVT14_ADDF_V2_2)             0.03       0.40 r
  mult1/mult_121/FS_1/A[5] (gf256_mult_0_DW01_add_0)      0.00       0.40 r
  mult1/mult_121/FS_1/SUM[5] (gf256_mult_0_DW01_add_0)
                                                          0.00       0.40 r
  mult1/mult_121/PRODUCT[7] (gf256_mult_0_DW02_mult_0)
                                                          0.00       0.40 r
  mult1/U2/X (SAEDRVT14_EN3_1)                            0.05       0.46 r
  mult1/U5/X (SAEDRVT14_EO2_1)                            0.03       0.49 r
  mult1/U17/X (SAEDRVT14_EN2_4)                           0.03       0.52 r
  mult1/result[7] (gf256_mult_0)                          0.00       0.52 r
  U261/X (SAEDRVT14_AO32_2)                               0.03       0.55 r
  parity_symbols_reg[1][7]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[1][7]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)                 0.00       0.00 r
  state_reg[0]/Q (SAEDRVT14_FDPRBQ_V2_1)                  0.06       0.06 f
  U212/CKOUT (SAEDRVT14_CLKSPLT_1)                        0.06       0.11 f
  U157/X (SAEDRVT14_INV_S_8)                              0.05       0.16 r
  U267/X (SAEDRVT14_BUF_S_1)                              0.09       0.24 r
  U262/X (SAEDRVT14_BUF_S_6)                              0.07       0.32 r
  U155/X (SAEDRVT14_AN2B_MM_6)                            0.04       0.36 f
  mult1/a[0] (gf256_mult_0)                               0.00       0.36 f
  mult1/mult_121/A[0] (gf256_mult_0_DW02_mult_0)          0.00       0.36 f
  mult1/mult_121/U6/X (SAEDRVT14_INV_S_16)                0.01       0.37 r
  mult1/mult_121/U13/X (SAEDRVT14_NR2_MM_0P5)             0.03       0.41 f
  mult1/mult_121/S0_0/S (SAEDRVT14_ADDF_V1_1)             0.04       0.45 f
  mult1/mult_121/PRODUCT[1] (gf256_mult_0_DW02_mult_0)
                                                          0.00       0.45 f
  mult1/U9/X (SAEDRVT14_EN3_3)                            0.04       0.49 f
  mult1/U8/X (SAEDRVT14_EN3_3)                            0.02       0.51 f
  mult1/result[1] (gf256_mult_0)                          0.00       0.51 f
  U244/X (SAEDRVT14_NR2_MM_4)                             0.01       0.52 r
  U243/X (SAEDRVT14_AO32_2)                               0.03       0.55 r
  parity_symbols_reg[1][1]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[1][1]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 r
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 f
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 r
  U184/X (SAEDRVT14_NR2_ECO_2)                            0.03       0.10 f
  U182/X (SAEDRVT14_BUF_16)                               0.02       0.12 f
  U175/X (SAEDRVT14_BUF_16)                               0.03       0.15 f
  U314/X (SAEDRVT14_AO22_1)                               0.04       0.19 f
  U166/X (SAEDRVT14_AO221_2)                              0.04       0.23 f
  U216/X (SAEDRVT14_AOI22_1P5)                            0.04       0.27 r
  U260/X (SAEDRVT14_EN2_4)                                0.03       0.30 f
  U65/X (SAEDRVT14_NR2_MM_8)                              0.01       0.31 r
  mult1/a[7] (gf256_mult_0)                               0.00       0.31 r
  mult1/mult_121/A[7] (gf256_mult_0_DW02_mult_0)          0.00       0.31 r
  mult1/mult_121/U29/X (SAEDRVT14_INV_S_20)               0.02       0.33 f
  mult1/mult_121/U23/X (SAEDRVT14_NR2_MM_16)              0.01       0.34 r
  mult1/mult_121/S4_1/S (SAEDRVT14_ADDF_V1_1)             0.03       0.37 r
  mult1/mult_121/S14_8/S (SAEDRVT14_ADDF_V1_1)            0.03       0.40 r
  mult1/mult_121/FS_1/A[6] (gf256_mult_0_DW01_add_0)      0.00       0.40 r
  mult1/mult_121/FS_1/U2/X (SAEDRVT14_BUF_S_4)            0.03       0.43 r
  mult1/mult_121/FS_1/SUM[6] (gf256_mult_0_DW01_add_0)
                                                          0.00       0.43 r
  mult1/mult_121/PRODUCT[8] (gf256_mult_0_DW02_mult_0)
                                                          0.00       0.43 r
  mult1/U13/X (SAEDRVT14_EN3_3)                           0.04       0.48 r
  mult1/U12/X (SAEDRVT14_EN3_3)                           0.03       0.51 f
  mult1/result[6] (gf256_mult_0)                          0.00       0.51 f
  U245/X (SAEDRVT14_NR2_MM_8)                             0.01       0.52 r
  U278/X (SAEDRVT14_AO32_1)                               0.03       0.55 r
  parity_symbols_reg[1][6]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[1][6]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 f
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 r
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 f
  U218/X (SAEDRVT14_INV_S_10)                             0.01       0.09 r
  U209/X (SAEDRVT14_NR2_MM_6)                             0.01       0.10 f
  U191/X (SAEDRVT14_BUF_CDC_2)                            0.04       0.14 f
  U211/X (SAEDRVT14_INV_4)                                0.03       0.17 r
  U164/X (SAEDRVT14_INV_S_5)                              0.02       0.19 f
  U163/X (SAEDRVT14_AO221_2)                              0.04       0.24 f
  U257/X (SAEDRVT14_AO22_4)                               0.03       0.26 f
  U273/X (SAEDRVT14_EO2_1)                                0.04       0.30 r
  U198/X (SAEDRVT14_NR2_MM_4)                             0.02       0.33 f
  mult2/a[2] (gf256_mult_1)                               0.00       0.33 f
  mult2/mult_121/A[2] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.33 f
  mult2/mult_121/U22/X (SAEDRVT14_INV_2)                  0.02       0.34 r
  mult2/mult_121/U68/X (SAEDRVT14_NR2_MM_1)               0.02       0.37 f
  mult2/mult_121/S1_2_0/S (SAEDRVT14_ADDF_V1_1)           0.04       0.41 f
  mult2/mult_121/FS_1/A[0] (gf256_mult_1_DW01_add_0_DW01_add_1)
                                                          0.00       0.41 f
  mult2/mult_121/FS_1/SUM[0] (gf256_mult_1_DW01_add_0_DW01_add_1)
                                                          0.00       0.41 f
  mult2/mult_121/PRODUCT[2] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.41 f
  mult2/U19/X (SAEDRVT14_EN3_1)                           0.05       0.46 r
  mult2/U10/X (SAEDRVT14_EO4_2)                           0.06       0.52 f
  mult2/result[2] (gf256_mult_1)                          0.00       0.52 f
  U156/X (SAEDRVT14_NR2_MM_6)                             0.01       0.53 r
  U228/X (SAEDRVT14_AO32_2)                               0.02       0.55 r
  parity_symbols_reg[0][2]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[0][2]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 r
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 f
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 r
  U218/X (SAEDRVT14_INV_S_10)                             0.01       0.08 f
  U209/X (SAEDRVT14_NR2_MM_6)                             0.02       0.10 r
  U191/X (SAEDRVT14_BUF_CDC_2)                            0.05       0.15 r
  U174/X (SAEDRVT14_INV_S_10)                             0.01       0.16 f
  U159/X (SAEDRVT14_INV_3)                                0.03       0.20 r
  U330/X (SAEDRVT14_AO221_0P5)                            0.05       0.25 r
  U194/X (SAEDRVT14_AO2BB2_V1_1)                          0.04       0.29 r
  U269/X (SAEDRVT14_EN2_1)                                0.04       0.33 f
  U134/X (SAEDRVT14_AN2B_MM_8)                            0.02       0.36 f
  mult2/a[5] (gf256_mult_1)                               0.00       0.36 f
  mult2/mult_121/A[5] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.36 f
  mult2/mult_121/U3/X (SAEDRVT14_INV_S_8)                 0.01       0.37 r
  mult2/mult_121/U10/X (SAEDRVT14_NR2_MM_1)               0.02       0.39 f
  mult2/mult_121/S1_5_0/S (SAEDRVT14_ADDF_V1_1)           0.04       0.43 f
  mult2/mult_121/FS_1/A[3] (gf256_mult_1_DW01_add_0_DW01_add_1)
                                                          0.00       0.43 f
  mult2/mult_121/FS_1/SUM[3] (gf256_mult_1_DW01_add_0_DW01_add_1)
                                                          0.00       0.43 f
  mult2/mult_121/PRODUCT[5] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.43 f
  mult2/U2/X (SAEDRVT14_EO2_V1_1P5)                       0.03       0.46 f
  mult2/U6/X (SAEDRVT14_EO3_4)                            0.06       0.52 f
  mult2/result[5] (gf256_mult_1)                          0.00       0.52 f
  U210/X (SAEDRVT14_NR2_MM_8)                             0.01       0.53 r
  U242/X (SAEDRVT14_AO32_2)                               0.02       0.55 r
  parity_symbols_reg[0][5]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[0][5]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 f
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 r
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 f
  U184/X (SAEDRVT14_NR2_ECO_2)                            0.03       0.10 r
  U182/X (SAEDRVT14_BUF_16)                               0.02       0.12 r
  U183/X (SAEDRVT14_BUF_S_6)                              0.03       0.15 r
  U318/X (SAEDRVT14_AO22_0P5)                             0.05       0.20 r
  U236/X (SAEDRVT14_AO221_4)                              0.02       0.22 r
  U320/X (SAEDRVT14_AO22_0P5)                             0.04       0.27 r
  U208/X (SAEDRVT14_EO2_2)                                0.04       0.30 f
  U207/X (SAEDRVT14_NR2_MM_3)                             0.02       0.32 r
  mult2/a[1] (gf256_mult_1)                               0.00       0.32 r
  mult2/mult_121/A[1] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.32 r
  mult2/mult_121/U9/X (SAEDRVT14_INV_S_8)                 0.03       0.35 f
  mult2/mult_121/U41/X (SAEDRVT14_NR2_MM_1)               0.06       0.41 r
  mult2/mult_121/U30/X (SAEDRVT14_EO2_2)                  0.04       0.45 r
  mult2/mult_121/PRODUCT[1] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.45 r
  mult2/U21/X (SAEDRVT14_EN3_1)                           0.04       0.49 r
  mult2/U4/X (SAEDRVT14_EN3_3)                            0.03       0.52 r
  mult2/result[1] (gf256_mult_1)                          0.00       0.52 r
  U223/X (SAEDRVT14_AO32_2)                               0.03       0.55 r
  parity_symbols_reg[0][1]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[0][1]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: encode_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  encode_cnt_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_4)            0.00       0.00 r
  encode_cnt_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_4)             0.06       0.06 f
  U240/X (SAEDRVT14_INV_12)                               0.01       0.07 r
  U235/X (SAEDRVT14_INV_S_20)                             0.01       0.07 f
  U184/X (SAEDRVT14_NR2_ECO_2)                            0.03       0.10 r
  U182/X (SAEDRVT14_BUF_16)                               0.02       0.12 r
  U151/X (SAEDRVT14_BUF_S_6)                              0.03       0.16 r
  U171/X (SAEDRVT14_AO22_2)                               0.04       0.19 r
  U170/X (SAEDRVT14_AOI221_1)                             0.03       0.22 f
  U179/X (SAEDRVT14_AO2BB2_V1_4)                          0.03       0.25 r
  U178/X (SAEDRVT14_EO2_3)                                0.03       0.28 f
  U185/X (SAEDRVT14_NR2_MM_8)                             0.01       0.30 r
  mult2/a[7] (gf256_mult_1)                               0.00       0.30 r
  mult2/mult_121/A[7] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.30 r
  mult2/mult_121/U5/X (SAEDRVT14_INV_S_16)                0.02       0.31 f
  mult2/mult_121/U13/X (SAEDRVT14_NR2_MM_1)               0.03       0.34 r
  mult2/mult_121/S4_0/S (SAEDRVT14_ADDF_V2_2)             0.06       0.40 r
  mult2/mult_121/FS_1/A[5] (gf256_mult_1_DW01_add_0_DW01_add_1)
                                                          0.00       0.40 r
  mult2/mult_121/FS_1/SUM[5] (gf256_mult_1_DW01_add_0_DW01_add_1)
                                                          0.00       0.40 r
  mult2/mult_121/PRODUCT[7] (gf256_mult_1_DW02_mult_0_DW02_mult_1)
                                                          0.00       0.40 r
  mult2/U15/X (SAEDRVT14_EO4_1)                           0.05       0.45 r
  mult2/U9/X (SAEDRVT14_EO4_2)                            0.05       0.50 r
  mult2/result[0] (gf256_mult_1)                          0.00       0.50 r
  U205/X (SAEDRVT14_NR2_MM_3)                             0.02       0.52 f
  U253/X (SAEDRVT14_AO32_1)                               0.04       0.56 f
  parity_symbols_reg[0][0]/D (SAEDRVT14_FDPRBQ_V2_1)      0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  parity_symbols_reg[0][0]/CK (SAEDRVT14_FDPRBQ_V2_1)     0.00       0.56 r
  library setup time                                      0.00       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
