Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 29 11:50:10 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Pong/datapath/temp/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 180 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.423        0.000                      0                  448        0.023        0.000                      0                  448        3.000        0.000                       0                   186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.423        0.000                      0                  448        0.187        0.000                      0                  448       19.363        0.000                       0                   182  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.438        0.000                      0                  448        0.187        0.000                      0                  448       19.363        0.000                       0                   182  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.423        0.000                      0                  448        0.023        0.000                      0                  448  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.423        0.000                      0                  448        0.023        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.423ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.014ns (17.069%)  route 4.927ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.069 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.698     4.881    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636    38.069    Pong/datapath/clk_out1
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.636    
                         clock uncertainty           -0.164    38.473    
    SLICE_X14Y124        FDSE (Setup_fdse_C_CE)      -0.169    38.304    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 33.423    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.644ns (27.369%)  route 4.363ns (72.631%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.837    -0.982    Pong/datapath/clk_out1
    SLICE_X6Y120         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.518    -0.464 r  Pong/datapath/rightPaddle_reg[7]/Q
                         net (fo=45, routed)          2.318     1.854    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0[7]
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124     1.978 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.639    Pong/datapath/ballFunction_n_57
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.165 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.165    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.279 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.279    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.915     4.308    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.124     4.432 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.901    Pong/datapath/ballFunction_n_124
    SLICE_X9Y130         LUT5 (Prop_lut5_I1_O)        0.124     5.025 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.025    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.164    38.464    
    SLICE_X9Y130         FDRE (Setup_fdre_C_D)        0.029    38.493    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 33.468    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.014ns (17.345%)  route 4.832ns (82.655%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.604     4.786    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.591    38.665    
                         clock uncertainty           -0.164    38.502    
    SLICE_X14Y120        FDSE (Setup_fdse_C_CE)      -0.169    38.333    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.546    

Slack (MET) :             33.580ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.014ns (17.637%)  route 4.735ns (82.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.507     4.689    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.568    38.638    
                         clock uncertainty           -0.164    38.475    
    SLICE_X15Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.270    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 33.580    

Slack (MET) :             33.611ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.014ns (17.619%)  route 4.741ns (82.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.513     4.695    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.639    
                         clock uncertainty           -0.164    38.476    
    SLICE_X12Y122        FDRE (Setup_fdre_C_CE)      -0.169    38.307    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                 33.611    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.164    38.480    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.275    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.678    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.164    38.480    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.275    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.678    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDSE (Setup_fdse_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.641    -0.659    Pong/datapath/clk_out1
    SLICE_X5Y125         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.518 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.383    Pong/datapath/old_NES_Left[2]
    SLICE_X6Y125         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.121    -0.525    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.136    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X4Y119         FDSE (Hold_fdse_C_D)         0.070    -0.584    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X6Y118         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.105    -0.383    Pong/datapath/NES_wire_Right[2]
    SLICE_X7Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.338 r  Pong/datapath/old_NES_Right[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Right2[2]
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/C
                         clock pessimism              0.255    -0.640    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.091    -0.549    Pong/datapath/old_NES_Right_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.380    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X0Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.640    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092    -0.548    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.170%)  route 0.186ns (56.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/Q
                         net (fo=2, routed)           0.186    -0.327    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[14]
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/C
                         clock pessimism              0.280    -0.617    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070    -0.547    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/Q
                         net (fo=2, routed)           0.130    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[16]
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.017    -0.625    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.618    -0.682    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/Q
                         net (fo=15, routed)          0.138    -0.380    Pong/datapath/state_ballMovement[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_0
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.682    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.121    -0.561    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.614    -0.686    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.522 r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=27, routed)          0.130    -0.392    Pong/datapath/vga/Row_Counter/row_s[0]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  Pong/datapath/vga/Row_Counter/processQ[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.347    Pong/datapath/vga/Row_Counter/p_0_in[1]
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.883    -0.931    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.258    -0.673    
    SLICE_X15Y125        FDRE (Hold_fdre_C_D)         0.091    -0.582    Pong/datapath/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.813%)  route 0.190ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.615    -0.685    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X13Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.190    -0.353    Pong/datapath/vga/Row_Counter/Q[3]
    SLICE_X14Y126        LUT5 (Prop_lut5_I4_O)        0.048    -0.305 r  Pong/datapath/vga/Row_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/vga/Row_Counter/p_0_in[8]
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.884    -0.930    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.258    -0.672    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.131    -0.541    Pong/datapath/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[5]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121    -0.533    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X0Y127     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_counter_left/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y118     Pong/datapath/NES_wire_Right_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y133     Pong/datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_counter_left/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/datapath/NES_counter_left/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/datapath/NES_counter_left/processQ_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y127     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y127     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.438ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.014ns (17.069%)  route 4.927ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.069 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.698     4.881    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636    38.069    Pong/datapath/clk_out1
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.636    
                         clock uncertainty           -0.148    38.488    
    SLICE_X14Y124        FDSE (Setup_fdse_C_CE)      -0.169    38.319    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.319    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 33.438    

Slack (MET) :             33.483ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.644ns (27.369%)  route 4.363ns (72.631%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.837    -0.982    Pong/datapath/clk_out1
    SLICE_X6Y120         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.518    -0.464 r  Pong/datapath/rightPaddle_reg[7]/Q
                         net (fo=45, routed)          2.318     1.854    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0[7]
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124     1.978 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.639    Pong/datapath/ballFunction_n_57
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.165 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.165    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.279 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.279    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.915     4.308    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.124     4.432 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.901    Pong/datapath/ballFunction_n_124
    SLICE_X9Y130         LUT5 (Prop_lut5_I1_O)        0.124     5.025 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.025    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.148    38.479    
    SLICE_X9Y130         FDRE (Setup_fdre_C_D)        0.029    38.508    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 33.483    

Slack (MET) :             33.562ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.014ns (17.345%)  route 4.832ns (82.655%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.604     4.786    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.591    38.665    
                         clock uncertainty           -0.148    38.517    
    SLICE_X14Y120        FDSE (Setup_fdse_C_CE)      -0.169    38.348    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.562    

Slack (MET) :             33.596ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.014ns (17.637%)  route 4.735ns (82.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.507     4.689    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.568    38.638    
                         clock uncertainty           -0.148    38.490    
    SLICE_X15Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 33.596    

Slack (MET) :             33.627ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.014ns (17.619%)  route 4.741ns (82.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.513     4.695    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.639    
                         clock uncertainty           -0.148    38.491    
    SLICE_X12Y122        FDRE (Setup_fdre_C_CE)      -0.169    38.322    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                 33.627    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.148    38.495    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.290    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.148    38.495    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.290    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.742ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.148    38.493    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.742    

Slack (MET) :             33.742ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.148    38.493    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.742    

Slack (MET) :             33.742ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.148    38.493    
    SLICE_X15Y121        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.641    -0.659    Pong/datapath/clk_out1
    SLICE_X5Y125         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.518 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.383    Pong/datapath/old_NES_Left[2]
    SLICE_X6Y125         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.256    -0.646    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.121    -0.525    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.136    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X4Y119         FDSE (Hold_fdse_C_D)         0.070    -0.584    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X6Y118         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.105    -0.383    Pong/datapath/NES_wire_Right[2]
    SLICE_X7Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.338 r  Pong/datapath/old_NES_Right[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Right2[2]
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/C
                         clock pessimism              0.255    -0.640    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.091    -0.549    Pong/datapath/old_NES_Right_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.380    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X0Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.640    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092    -0.548    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.170%)  route 0.186ns (56.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/Q
                         net (fo=2, routed)           0.186    -0.327    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[14]
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/C
                         clock pessimism              0.280    -0.617    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070    -0.547    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/Q
                         net (fo=2, routed)           0.130    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[16]
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                         clock pessimism              0.256    -0.642    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.017    -0.625    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.618    -0.682    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/Q
                         net (fo=15, routed)          0.138    -0.380    Pong/datapath/state_ballMovement[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_0
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.682    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.121    -0.561    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.614    -0.686    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.522 r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=27, routed)          0.130    -0.392    Pong/datapath/vga/Row_Counter/row_s[0]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  Pong/datapath/vga/Row_Counter/processQ[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.347    Pong/datapath/vga/Row_Counter/p_0_in[1]
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.883    -0.931    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.258    -0.673    
    SLICE_X15Y125        FDRE (Hold_fdre_C_D)         0.091    -0.582    Pong/datapath/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.813%)  route 0.190ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.615    -0.685    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X13Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.190    -0.353    Pong/datapath/vga/Row_Counter/Q[3]
    SLICE_X14Y126        LUT5 (Prop_lut5_I4_O)        0.048    -0.305 r  Pong/datapath/vga/Row_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/vga/Row_Counter/p_0_in[8]
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.884    -0.930    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.258    -0.672    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.131    -0.541    Pong/datapath/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[5]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.654    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121    -0.533    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X0Y127     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X0Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X1Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_counter_left/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X6Y118     Pong/datapath/NES_wire_Right_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y133     Pong/datapath/temp/processQ_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y130     Pong/datapath/NES_counter_left/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y130     Pong/datapath/NES_counter_left/processQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/datapath/NES_counter_left/processQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y130     Pong/datapath/NES_counter_left/processQ_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y129     Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y127     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X0Y127     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X0Y126     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.423ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.014ns (17.069%)  route 4.927ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.069 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.698     4.881    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636    38.069    Pong/datapath/clk_out1
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.636    
                         clock uncertainty           -0.164    38.473    
    SLICE_X14Y124        FDSE (Setup_fdse_C_CE)      -0.169    38.304    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 33.423    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.644ns (27.369%)  route 4.363ns (72.631%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.837    -0.982    Pong/datapath/clk_out1
    SLICE_X6Y120         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.518    -0.464 r  Pong/datapath/rightPaddle_reg[7]/Q
                         net (fo=45, routed)          2.318     1.854    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0[7]
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124     1.978 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.639    Pong/datapath/ballFunction_n_57
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.165 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.165    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.279 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.279    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.915     4.308    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.124     4.432 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.901    Pong/datapath/ballFunction_n_124
    SLICE_X9Y130         LUT5 (Prop_lut5_I1_O)        0.124     5.025 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.025    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.164    38.464    
    SLICE_X9Y130         FDRE (Setup_fdre_C_D)        0.029    38.493    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 33.468    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.014ns (17.345%)  route 4.832ns (82.655%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.604     4.786    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.591    38.665    
                         clock uncertainty           -0.164    38.502    
    SLICE_X14Y120        FDSE (Setup_fdse_C_CE)      -0.169    38.333    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.546    

Slack (MET) :             33.580ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.014ns (17.637%)  route 4.735ns (82.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.507     4.689    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.568    38.638    
                         clock uncertainty           -0.164    38.475    
    SLICE_X15Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.270    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 33.580    

Slack (MET) :             33.611ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.014ns (17.619%)  route 4.741ns (82.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.513     4.695    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.639    
                         clock uncertainty           -0.164    38.476    
    SLICE_X12Y122        FDRE (Setup_fdre_C_CE)      -0.169    38.307    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                 33.611    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.164    38.480    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.275    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.678    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.164    38.480    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.275    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.678    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDSE (Setup_fdse_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.641    -0.659    Pong/datapath/clk_out1
    SLICE_X5Y125         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.518 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.383    Pong/datapath/old_NES_Left[2]
    SLICE_X6Y125         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.164    -0.482    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.121    -0.361    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.136    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.164    -0.490    
    SLICE_X4Y119         FDSE (Hold_fdse_C_D)         0.070    -0.420    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X6Y118         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.105    -0.383    Pong/datapath/NES_wire_Right[2]
    SLICE_X7Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.338 r  Pong/datapath/old_NES_Right[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Right2[2]
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/C
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.164    -0.476    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.091    -0.385    Pong/datapath/old_NES_Right_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.380    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X0Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.164    -0.476    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092    -0.384    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.170%)  route 0.186ns (56.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/Q
                         net (fo=2, routed)           0.186    -0.327    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[14]
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/C
                         clock pessimism              0.280    -0.617    
                         clock uncertainty            0.164    -0.453    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070    -0.383    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/Q
                         net (fo=2, routed)           0.130    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[16]
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.017    -0.461    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.618    -0.682    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/Q
                         net (fo=15, routed)          0.138    -0.380    Pong/datapath/state_ballMovement[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_0
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.682    
                         clock uncertainty            0.164    -0.518    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.121    -0.397    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.614    -0.686    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.522 r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=27, routed)          0.130    -0.392    Pong/datapath/vga/Row_Counter/row_s[0]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  Pong/datapath/vga/Row_Counter/processQ[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.347    Pong/datapath/vga/Row_Counter/p_0_in[1]
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.883    -0.931    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.258    -0.673    
                         clock uncertainty            0.164    -0.509    
    SLICE_X15Y125        FDRE (Hold_fdre_C_D)         0.091    -0.418    Pong/datapath/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.813%)  route 0.190ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.615    -0.685    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X13Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.190    -0.353    Pong/datapath/vga/Row_Counter/Q[3]
    SLICE_X14Y126        LUT5 (Prop_lut5_I4_O)        0.048    -0.305 r  Pong/datapath/vga/Row_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/vga/Row_Counter/p_0_in[8]
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.884    -0.930    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.258    -0.672    
                         clock uncertainty            0.164    -0.508    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.131    -0.377    Pong/datapath/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[5]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.164    -0.490    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121    -0.369    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.423ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.014ns (17.069%)  route 4.927ns (82.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.656ns = ( 38.069 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.698     4.881    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.636    38.069    Pong/datapath/clk_out1
    SLICE_X14Y124        FDSE                                         r  Pong/datapath/leftPaddle_reg[7]/C
                         clock pessimism              0.568    38.636    
                         clock uncertainty           -0.164    38.473    
    SLICE_X14Y124        FDSE (Setup_fdse_C_CE)      -0.169    38.304    Pong/datapath/leftPaddle_reg[7]
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                 33.423    

Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 Pong/datapath/rightPaddle_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/sw_ballMovement_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.644ns (27.369%)  route 4.363ns (72.631%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.837    -0.982    Pong/datapath/clk_out1
    SLICE_X6Y120         FDSE                                         r  Pong/datapath/rightPaddle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDSE (Prop_fdse_C_Q)         0.518    -0.464 r  Pong/datapath/rightPaddle_reg[7]/Q
                         net (fo=45, routed)          2.318     1.854    Pong/datapath/ballFunction/sw_ballMovement_reg3_inferred__0/i__carry__0[7]
    SLICE_X6Y123         LUT6 (Prop_lut6_I2_O)        0.124     1.978 r  Pong/datapath/ballFunction/i__carry__0_i_1/O
                         net (fo=1, routed)           0.661     2.639    Pong/datapath/ballFunction_n_57
    SLICE_X7Y122         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.165 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.165    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__0_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.279 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.279    Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  Pong/datapath/sw_ballMovement_reg3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.915     4.308    Pong/datapath/ballFunction/sw_ballMovement_reg_reg[0][0]
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.124     4.432 f  Pong/datapath/ballFunction/sw_ballMovement_reg[0]_i_2/O
                         net (fo=1, routed)           0.469     4.901    Pong/datapath/ballFunction_n_124
    SLICE_X9Y130         LUT5 (Prop_lut5_I1_O)        0.124     5.025 r  Pong/datapath/sw_ballMovement_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.025    Pong/datapath/sw_ballMovement_reg[0]_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X9Y130         FDRE                                         r  Pong/datapath/sw_ballMovement_reg_reg[0]/C
                         clock pessimism              0.554    38.627    
                         clock uncertainty           -0.164    38.464    
    SLICE_X9Y130         FDRE (Setup_fdre_C_D)        0.029    38.493    Pong/datapath/sw_ballMovement_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.493    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                 33.468    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 1.014ns (17.345%)  route 4.832ns (82.655%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.604     4.786    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
                         clock pessimism              0.591    38.665    
                         clock uncertainty           -0.164    38.502    
    SLICE_X14Y120        FDSE (Setup_fdse_C_CE)      -0.169    38.333    Pong/datapath/leftPaddle_reg[3]
  -------------------------------------------------------------------
                         required time                         38.333    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.546    

Slack (MET) :             33.580ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.014ns (17.637%)  route 4.735ns (82.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 38.071 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.507     4.689    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.638    38.071    Pong/datapath/clk_out1
    SLICE_X15Y123        FDRE                                         r  Pong/datapath/leftPaddle_reg[0]/C
                         clock pessimism              0.568    38.638    
                         clock uncertainty           -0.164    38.475    
    SLICE_X15Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.270    Pong/datapath/leftPaddle_reg[0]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                 33.580    

Slack (MET) :             33.611ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.014ns (17.619%)  route 4.741ns (82.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.653ns = ( 38.072 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.513     4.695    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.639    38.072    Pong/datapath/clk_out1
    SLICE_X12Y122        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.639    
                         clock uncertainty           -0.164    38.476    
    SLICE_X12Y122        FDRE (Setup_fdre_C_CE)      -0.169    38.307    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                 33.611    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.164    38.480    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.275    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.678    

Slack (MET) :             33.678ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.014ns (17.926%)  route 4.643ns (82.074%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.075 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.414     4.597    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.642    38.075    Pong/datapath/clk_out1
    SLICE_X15Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.569    38.643    
                         clock uncertainty           -0.164    38.480    
    SLICE_X15Y120        FDSE (Setup_fdse_C_CE)      -0.205    38.275    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                 33.678    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    

Slack (MET) :             33.726ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.014ns (18.088%)  route 4.592ns (81.912%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 38.074 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.759    -1.060    Pong/datapath/clk_out1
    SLICE_X14Y120        FDSE                                         r  Pong/datapath/leftPaddle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y120        FDSE (Prop_fdse_C_Q)         0.518    -0.542 r  Pong/datapath/leftPaddle_reg[3]/Q
                         net (fo=27, routed)          1.390     0.848    Pong/datapath/leftPaddle[3]
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.124     0.972 f  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=3, routed)           0.806     1.778    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.124     1.902 f  Pong/datapath/leftPaddle[7]_i_3/O
                         net (fo=3, routed)           1.101     3.003    Pong/datapath/leftPaddle[7]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     3.127 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.932     4.059    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.124     4.183 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.364     4.546    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         1.641    38.074    Pong/datapath/clk_out1
    SLICE_X15Y121        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.568    38.641    
                         clock uncertainty           -0.164    38.478    
    SLICE_X15Y121        FDSE (Setup_fdse_C_CE)      -0.205    38.273    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                 33.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Pong/datapath/old_NES_Left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.641    -0.659    Pong/datapath/clk_out1
    SLICE_X5Y125         FDRE                                         r  Pong/datapath/old_NES_Left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.518 f  Pong/datapath/old_NES_Left_reg[2]/Q
                         net (fo=1, routed)           0.135    -0.383    Pong/datapath/old_NES_Left[2]
    SLICE_X6Y125         LUT2 (Prop_lut2_I0_O)        0.045    -0.338 r  Pong/datapath/NES_activity_Left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Left[2]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.912    -0.902    Pong/datapath/clk_out1
    SLICE_X6Y125         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[2]/C
                         clock pessimism              0.256    -0.646    
                         clock uncertainty            0.164    -0.482    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.121    -0.361    Pong/datapath/NES_activity_Left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[18]/Q
                         net (fo=3, routed)           0.136    -0.377    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[18]
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y119         FDSE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.164    -0.490    
    SLICE_X4Y119         FDSE (Hold_fdse_C_D)         0.070    -0.420    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Right_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/clk_out1
    SLICE_X6Y118         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.489 f  Pong/datapath/NES_wire_Right_reg[2]/Q
                         net (fo=3, routed)           0.105    -0.383    Pong/datapath/NES_wire_Right[2]
    SLICE_X7Y118         LUT1 (Prop_lut1_I0_O)        0.045    -0.338 r  Pong/datapath/old_NES_Right[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    Pong/datapath/NES_activity_Right2[2]
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/clk_out1
    SLICE_X7Y118         FDRE                                         r  Pong/datapath/old_NES_Right_reg[2]/C
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.164    -0.476    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.091    -0.385    Pong/datapath/old_NES_Right_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.647    -0.653    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X1Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  Pong/datapath/NES_counter_left/processQ_reg[3]/Q
                         net (fo=7, routed)           0.132    -0.380    Pong/datapath/NES_counter_left/processQ_reg_n_0_[3]
    SLICE_X0Y130         LUT6 (Prop_lut6_I3_O)        0.045    -0.335 r  Pong/datapath/NES_counter_left/processQ[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_counter_left/p_0_in__1[7]
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.919    -0.895    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X0Y130         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[7]/C
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.164    -0.476    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092    -0.384    Pong/datapath/NES_counter_left/processQ_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.170%)  route 0.186ns (56.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X3Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[14]/Q
                         net (fo=2, routed)           0.186    -0.327    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg_n_0_[14]
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.917    -0.897    Pong/control_unit/NES_Controller_Right/clk_out1
    SLICE_X4Y120         FDRE                                         r  Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]/C
                         clock pessimism              0.280    -0.617    
                         clock uncertainty            0.164    -0.453    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070    -0.383    Pong/control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[15]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.643    -0.657    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y126         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[16]/Q
                         net (fo=2, routed)           0.130    -0.399    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[16]
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.916    -0.898    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X1Y127         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                         clock pessimism              0.256    -0.642    
                         clock uncertainty            0.164    -0.478    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.017    -0.461    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.618    -0.682    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/Q
                         net (fo=15, routed)          0.138    -0.380    Pong/datapath/state_ballMovement[2]
    SLICE_X8Y129         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  Pong/datapath/FSM_sequential_state_ballMovement[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]_0
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.888    -0.926    Pong/control_unit/clk_out1
    SLICE_X8Y129         FDRE                                         r  Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
                         clock pessimism              0.244    -0.682    
                         clock uncertainty            0.164    -0.518    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.121    -0.397    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.614    -0.686    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.522 r  Pong/datapath/vga/Row_Counter/processQ_reg[0]/Q
                         net (fo=27, routed)          0.130    -0.392    Pong/datapath/vga/Row_Counter/row_s[0]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  Pong/datapath/vga/Row_Counter/processQ[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.347    Pong/datapath/vga/Row_Counter/p_0_in[1]
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.883    -0.931    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X15Y125        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[1]/C
                         clock pessimism              0.258    -0.673    
                         clock uncertainty            0.164    -0.509    
    SLICE_X15Y125        FDRE (Hold_fdre_C_D)         0.091    -0.418    Pong/datapath/vga/Row_Counter/processQ_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.813%)  route 0.190ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.615    -0.685    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X13Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Pong/datapath/vga/Row_Counter/processQ_reg[6]/Q
                         net (fo=26, routed)          0.190    -0.353    Pong/datapath/vga/Row_Counter/Q[3]
    SLICE_X14Y126        LUT5 (Prop_lut5_I4_O)        0.048    -0.305 r  Pong/datapath/vga/Row_Counter/processQ[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    Pong/datapath/vga/Row_Counter/p_0_in[8]
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.884    -0.930    Pong/datapath/vga/Row_Counter/clk_out1
    SLICE_X14Y126        FDRE                                         r  Pong/datapath/vga/Row_Counter/processQ_reg[8]/C
                         clock pessimism              0.258    -0.672    
                         clock uncertainty            0.164    -0.508    
    SLICE_X14Y126        FDRE (Hold_fdre_C_D)         0.131    -0.377    Pong/datapath/vga/Row_Counter/processQ_reg[8]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Right_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_wire_Right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.646    -0.654    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  Pong/datapath/NES_wire_Right_reg[5]/Q
                         net (fo=3, routed)           0.149    -0.341    Pong/datapath/NES_wire_Right[5]
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  Pong/datapath/NES_wire_Right[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    Pong/datapath/NES_wire_Right[5]_i_1_n_0
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=180, routed)         0.918    -0.896    Pong/datapath/clk_out1
    SLICE_X6Y119         FDRE                                         r  Pong/datapath/NES_wire_Right_reg[5]/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.164    -0.490    
    SLICE_X6Y119         FDRE (Hold_fdre_C_D)         0.121    -0.369    Pong/datapath/NES_wire_Right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.073    





