

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_backtrack'
================================================================
* Date:           Sat Apr  5 07:04:24 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.379 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18489|    18489|  92.445 us|  92.445 us|  18489|  18489|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_backtrack  |    18487|    18487|       134|        133|          1|   139|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 133, depth = 135


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 135
* Pipeline : 1
  Pipeline-0 : II = 133, D = 135, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 137 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 138 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 139 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 138, i9 %t"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L_state"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%t_1 = load i9 %t" [viterbi.c:50]   --->   Operation 146 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%empty = trunc i9 %t_1" [viterbi.c:50]   --->   Operation 147 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8" [viterbi.c:50]   --->   Operation 149 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139"   --->   Operation 150 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %tmp, void %L_state.split, void %for.end137.exitStub" [viterbi.c:50]   --->   Operation 151 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %empty, i6 0" [viterbi.c:52]   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i14 %tmp_s" [viterbi.c:52]   --->   Operation 153 'zext' 'zext_ln52_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%llike_addr_4 = getelementptr i64 %llike, i64 0, i64 %zext_ln52_6" [viterbi.c:52]   --->   Operation 154 'getelementptr' 'llike_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln54 = or i14 %tmp_s, i14 1" [viterbi.c:54]   --->   Operation 155 'or' 'or_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i14 %or_ln54" [viterbi.c:54]   --->   Operation 156 'zext' 'zext_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i64 %llike, i64 0, i64 %zext_ln54_3" [viterbi.c:54]   --->   Operation 157 'getelementptr' 'llike_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (2.98ns)   --->   "%llike_load_1 = load i14 %llike_addr_4" [viterbi.c:52]   --->   Operation 158 'load' 'llike_load_1' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_2 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln52 = add i8 %empty, i8 1" [viterbi.c:52]   --->   Operation 159 'add' 'add_ln52' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %add_ln52" [viterbi.c:52]   --->   Operation 160 'zext' 'zext_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i8 %path, i64 0, i64 %zext_ln52" [viterbi.c:52]   --->   Operation 161 'getelementptr' 'path_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 162 'load' 'reuse_addr_reg_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (0.62ns)   --->   "%path_load = load i8 %path_addr" [viterbi.c:52]   --->   Operation 163 'load' 'path_load' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>
ST_2 : Operation 164 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln52" [viterbi.c:52]   --->   Operation 164 'icmp' 'addr_cmp' <Predicate = (!tmp)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [2/2] (2.98ns)   --->   "%llike_load = load i14 %llike_addr" [viterbi.c:54]   --->   Operation 165 'load' 'llike_load' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_2 : Operation 2369 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2369 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln54_1 = or i14 %tmp_s, i14 2" [viterbi.c:54]   --->   Operation 166 'or' 'or_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i14 %or_ln54_1" [viterbi.c:54]   --->   Operation 167 'zext' 'zext_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%llike_addr_65 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_7" [viterbi.c:54]   --->   Operation 168 'getelementptr' 'llike_addr_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln54_2 = or i14 %tmp_s, i14 3" [viterbi.c:54]   --->   Operation 169 'or' 'or_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i14 %or_ln54_2" [viterbi.c:54]   --->   Operation 170 'zext' 'zext_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%llike_addr_66 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_15" [viterbi.c:54]   --->   Operation 171 'getelementptr' 'llike_addr_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (2.98ns)   --->   "%llike_load_1 = load i14 %llike_addr_4" [viterbi.c:52]   --->   Operation 172 'load' 'llike_load_1' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 173 'load' 'reuse_reg_load' <Predicate = (!tmp & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 174 [1/2] (0.62ns)   --->   "%path_load = load i8 %path_addr" [viterbi.c:52]   --->   Operation 174 'load' 'path_load' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>
ST_3 : Operation 175 [1/1] (0.30ns)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %path_load" [viterbi.c:52]   --->   Operation 175 'select' 'reuse_select' <Predicate = (!tmp)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i8 %reuse_select" [viterbi.c:52]   --->   Operation 176 'zext' 'zext_ln52_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i8 %reuse_select" [viterbi.c:52]   --->   Operation 177 'zext' 'zext_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%transition_addr_1 = getelementptr i64 %transition, i64 0, i64 %zext_ln52_1" [viterbi.c:52]   --->   Operation 178 'getelementptr' 'transition_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (1.64ns)   --->   "%transition_load_1 = load i12 %transition_addr_1" [viterbi.c:52]   --->   Operation 179 'load' 'transition_load_1' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 180 [1/2] (2.98ns)   --->   "%llike_load = load i14 %llike_addr" [viterbi.c:54]   --->   Operation 180 'load' 'llike_load' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 181 [1/1] (0.70ns)   --->   "%add_ln54 = add i9 %zext_ln52_3, i9 64" [viterbi.c:54]   --->   Operation 181 'add' 'add_ln54' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %add_ln54" [viterbi.c:54]   --->   Operation 182 'zext' 'zext_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%transition_addr = getelementptr i64 %transition, i64 0, i64 %zext_ln54" [viterbi.c:54]   --->   Operation 183 'getelementptr' 'transition_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.64ns)   --->   "%transition_load = load i12 %transition_addr" [viterbi.c:54]   --->   Operation 184 'load' 'transition_load' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 185 [2/2] (2.98ns)   --->   "%llike_load_64 = load i14 %llike_addr_65" [viterbi.c:54]   --->   Operation 185 'load' 'llike_load_64' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_3 : Operation 186 [2/2] (2.98ns)   --->   "%llike_load_65 = load i14 %llike_addr_66" [viterbi.c:54]   --->   Operation 186 'load' 'llike_load_65' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln54_3 = or i14 %tmp_s, i14 4" [viterbi.c:54]   --->   Operation 187 'or' 'or_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln54_19 = zext i14 %or_ln54_3" [viterbi.c:54]   --->   Operation 188 'zext' 'zext_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%llike_addr_67 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_19" [viterbi.c:54]   --->   Operation 189 'getelementptr' 'llike_addr_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln54_4 = or i14 %tmp_s, i14 5" [viterbi.c:54]   --->   Operation 190 'or' 'or_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln54_25 = zext i14 %or_ln54_4" [viterbi.c:54]   --->   Operation 191 'zext' 'zext_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%llike_addr_68 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_25" [viterbi.c:54]   --->   Operation 192 'getelementptr' 'llike_addr_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 193 [1/2] (1.64ns)   --->   "%transition_load_1 = load i12 %transition_addr_1" [viterbi.c:52]   --->   Operation 193 'load' 'transition_load_1' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 194 [1/2] (1.64ns)   --->   "%transition_load = load i12 %transition_addr" [viterbi.c:54]   --->   Operation 194 'load' 'transition_load' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 195 [1/2] (2.98ns)   --->   "%llike_load_64 = load i14 %llike_addr_65" [viterbi.c:54]   --->   Operation 195 'load' 'llike_load_64' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 196 [1/1] (0.71ns)   --->   "%add_ln54_1 = add i9 %zext_ln52_3, i9 128" [viterbi.c:54]   --->   Operation 196 'add' 'add_ln54_1' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i9 %add_ln54_1" [viterbi.c:54]   --->   Operation 197 'zext' 'zext_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%transition_addr_64 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_1" [viterbi.c:54]   --->   Operation 198 'getelementptr' 'transition_addr_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 199 [2/2] (1.64ns)   --->   "%transition_load_64 = load i12 %transition_addr_64" [viterbi.c:54]   --->   Operation 199 'load' 'transition_load_64' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 200 [1/2] (2.98ns)   --->   "%llike_load_65 = load i14 %llike_addr_66" [viterbi.c:54]   --->   Operation 200 'load' 'llike_load_65' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 201 [1/1] (0.71ns)   --->   "%add_ln54_2 = add i9 %zext_ln52_3, i9 192" [viterbi.c:54]   --->   Operation 201 'add' 'add_ln54_2' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i9 %add_ln54_2" [viterbi.c:54]   --->   Operation 202 'zext' 'zext_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%transition_addr_65 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_2" [viterbi.c:54]   --->   Operation 203 'getelementptr' 'transition_addr_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 204 [2/2] (1.64ns)   --->   "%transition_load_65 = load i12 %transition_addr_65" [viterbi.c:54]   --->   Operation 204 'load' 'transition_load_65' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 205 [2/2] (2.98ns)   --->   "%llike_load_66 = load i14 %llike_addr_67" [viterbi.c:54]   --->   Operation 205 'load' 'llike_load_66' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_4 : Operation 206 [2/2] (2.98ns)   --->   "%llike_load_67 = load i14 %llike_addr_68" [viterbi.c:54]   --->   Operation 206 'load' 'llike_load_67' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln54_5 = or i14 %tmp_s, i14 6" [viterbi.c:54]   --->   Operation 207 'or' 'or_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln54_27 = zext i14 %or_ln54_5" [viterbi.c:54]   --->   Operation 208 'zext' 'zext_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%llike_addr_69 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_27" [viterbi.c:54]   --->   Operation 209 'getelementptr' 'llike_addr_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln54_6 = or i14 %tmp_s, i14 7" [viterbi.c:54]   --->   Operation 210 'or' 'or_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln54_31 = zext i14 %or_ln54_6" [viterbi.c:54]   --->   Operation 211 'zext' 'zext_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%llike_addr_70 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_31" [viterbi.c:54]   --->   Operation 212 'getelementptr' 'llike_addr_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i8 %reuse_select" [viterbi.c:52]   --->   Operation 213 'zext' 'zext_ln52_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i64 %transition_load_1" [viterbi.c:52]   --->   Operation 214 'bitcast' 'bitcast_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 215 [5/5] (2.89ns)   --->   "%min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52" [viterbi.c:52]   --->   Operation 215 'dadd' 'min_p' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i64 %transition_load" [viterbi.c:54]   --->   Operation 216 'bitcast' 'bitcast_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 217 [5/5] (2.89ns)   --->   "%p_s = dadd i64 %llike_load, i64 %bitcast_ln54" [viterbi.c:54]   --->   Operation 217 'dadd' 'p_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/2] (1.64ns)   --->   "%transition_load_64 = load i12 %transition_addr_64" [viterbi.c:54]   --->   Operation 218 'load' 'transition_load_64' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 219 [1/2] (1.64ns)   --->   "%transition_load_65 = load i12 %transition_addr_65" [viterbi.c:54]   --->   Operation 219 'load' 'transition_load_65' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 220 [1/2] (2.98ns)   --->   "%llike_load_66 = load i14 %llike_addr_67" [viterbi.c:54]   --->   Operation 220 'load' 'llike_load_66' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln54_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %reuse_select" [viterbi.c:54]   --->   Operation 221 'bitconcatenate' 'zext_ln54_3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln54_101 = zext i9 %zext_ln54_3_cast" [viterbi.c:54]   --->   Operation 222 'zext' 'zext_ln54_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%transition_addr_66 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_101" [viterbi.c:54]   --->   Operation 223 'getelementptr' 'transition_addr_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 224 [2/2] (1.64ns)   --->   "%transition_load_66 = load i12 %transition_addr_66" [viterbi.c:54]   --->   Operation 224 'load' 'transition_load_66' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 225 [1/2] (2.98ns)   --->   "%llike_load_67 = load i14 %llike_addr_68" [viterbi.c:54]   --->   Operation 225 'load' 'llike_load_67' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 226 [1/1] (0.72ns)   --->   "%add_ln54_3 = add i10 %zext_ln52_4, i10 320" [viterbi.c:54]   --->   Operation 226 'add' 'add_ln54_3' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i10 %add_ln54_3" [viterbi.c:54]   --->   Operation 227 'zext' 'zext_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%transition_addr_67 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_4" [viterbi.c:54]   --->   Operation 228 'getelementptr' 'transition_addr_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 229 [2/2] (1.64ns)   --->   "%transition_load_67 = load i12 %transition_addr_67" [viterbi.c:54]   --->   Operation 229 'load' 'transition_load_67' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 230 [2/2] (2.98ns)   --->   "%llike_load_68 = load i14 %llike_addr_69" [viterbi.c:54]   --->   Operation 230 'load' 'llike_load_68' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_5 : Operation 231 [2/2] (2.98ns)   --->   "%llike_load_69 = load i14 %llike_addr_70" [viterbi.c:54]   --->   Operation 231 'load' 'llike_load_69' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln54_7 = or i14 %tmp_s, i14 8" [viterbi.c:54]   --->   Operation 232 'or' 'or_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln54_35 = zext i14 %or_ln54_7" [viterbi.c:54]   --->   Operation 233 'zext' 'zext_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%llike_addr_71 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_35" [viterbi.c:54]   --->   Operation 234 'getelementptr' 'llike_addr_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln54_8 = or i14 %tmp_s, i14 9" [viterbi.c:54]   --->   Operation 235 'or' 'or_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i14 %or_ln54_8" [viterbi.c:54]   --->   Operation 236 'zext' 'zext_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%llike_addr_72 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_39" [viterbi.c:54]   --->   Operation 237 'getelementptr' 'llike_addr_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 238 [4/5] (2.89ns)   --->   "%min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52" [viterbi.c:52]   --->   Operation 238 'dadd' 'min_p' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [4/5] (2.89ns)   --->   "%p_s = dadd i64 %llike_load, i64 %bitcast_ln54" [viterbi.c:54]   --->   Operation 239 'dadd' 'p_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i64 %transition_load_64" [viterbi.c:54]   --->   Operation 240 'bitcast' 'bitcast_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 241 [5/5] (2.89ns)   --->   "%p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1" [viterbi.c:54]   --->   Operation 241 'dadd' 'p_3_1' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln54_2 = bitcast i64 %transition_load_65" [viterbi.c:54]   --->   Operation 242 'bitcast' 'bitcast_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 243 [5/5] (2.89ns)   --->   "%p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 243 'dadd' 'p_3_2' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/2] (1.64ns)   --->   "%transition_load_66 = load i12 %transition_addr_66" [viterbi.c:54]   --->   Operation 244 'load' 'transition_load_66' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 245 [1/2] (1.64ns)   --->   "%transition_load_67 = load i12 %transition_addr_67" [viterbi.c:54]   --->   Operation 245 'load' 'transition_load_67' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 246 [1/2] (2.98ns)   --->   "%llike_load_68 = load i14 %llike_addr_69" [viterbi.c:54]   --->   Operation 246 'load' 'llike_load_68' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 247 [1/1] (0.72ns)   --->   "%add_ln54_4 = add i10 %zext_ln52_4, i10 384" [viterbi.c:54]   --->   Operation 247 'add' 'add_ln54_4' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i10 %add_ln54_4" [viterbi.c:54]   --->   Operation 248 'zext' 'zext_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%transition_addr_68 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_5" [viterbi.c:54]   --->   Operation 249 'getelementptr' 'transition_addr_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 250 [2/2] (1.64ns)   --->   "%transition_load_68 = load i12 %transition_addr_68" [viterbi.c:54]   --->   Operation 250 'load' 'transition_load_68' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 251 [1/2] (2.98ns)   --->   "%llike_load_69 = load i14 %llike_addr_70" [viterbi.c:54]   --->   Operation 251 'load' 'llike_load_69' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 252 [1/1] (0.72ns)   --->   "%add_ln54_5 = add i10 %zext_ln52_4, i10 448" [viterbi.c:54]   --->   Operation 252 'add' 'add_ln54_5' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i10 %add_ln54_5" [viterbi.c:54]   --->   Operation 253 'zext' 'zext_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%transition_addr_69 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_6" [viterbi.c:54]   --->   Operation 254 'getelementptr' 'transition_addr_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (1.64ns)   --->   "%transition_load_69 = load i12 %transition_addr_69" [viterbi.c:54]   --->   Operation 255 'load' 'transition_load_69' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 256 [2/2] (2.98ns)   --->   "%llike_load_70 = load i14 %llike_addr_71" [viterbi.c:54]   --->   Operation 256 'load' 'llike_load_70' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_6 : Operation 257 [2/2] (2.98ns)   --->   "%llike_load_71 = load i14 %llike_addr_72" [viterbi.c:54]   --->   Operation 257 'load' 'llike_load_71' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln54_9 = or i14 %tmp_s, i14 10" [viterbi.c:54]   --->   Operation 258 'or' 'or_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i14 %or_ln54_9" [viterbi.c:54]   --->   Operation 259 'zext' 'zext_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%llike_addr_73 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_43" [viterbi.c:54]   --->   Operation 260 'getelementptr' 'llike_addr_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln54_10 = or i14 %tmp_s, i14 11" [viterbi.c:54]   --->   Operation 261 'or' 'or_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln54_47 = zext i14 %or_ln54_10" [viterbi.c:54]   --->   Operation 262 'zext' 'zext_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%llike_addr_74 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_47" [viterbi.c:54]   --->   Operation 263 'getelementptr' 'llike_addr_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 264 [3/5] (2.89ns)   --->   "%min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52" [viterbi.c:52]   --->   Operation 264 'dadd' 'min_p' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [3/5] (2.89ns)   --->   "%p_s = dadd i64 %llike_load, i64 %bitcast_ln54" [viterbi.c:54]   --->   Operation 265 'dadd' 'p_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [4/5] (2.89ns)   --->   "%p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1" [viterbi.c:54]   --->   Operation 266 'dadd' 'p_3_1' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [4/5] (2.89ns)   --->   "%p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 267 'dadd' 'p_3_2' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln54_3 = bitcast i64 %transition_load_66" [viterbi.c:54]   --->   Operation 268 'bitcast' 'bitcast_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 269 [5/5] (2.89ns)   --->   "%p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3" [viterbi.c:54]   --->   Operation 269 'dadd' 'p_3_3' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln54_4 = bitcast i64 %transition_load_67" [viterbi.c:54]   --->   Operation 270 'bitcast' 'bitcast_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 271 [5/5] (2.89ns)   --->   "%p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4" [viterbi.c:54]   --->   Operation 271 'dadd' 'p_3_4' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/2] (1.64ns)   --->   "%transition_load_68 = load i12 %transition_addr_68" [viterbi.c:54]   --->   Operation 272 'load' 'transition_load_68' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 273 [1/2] (1.64ns)   --->   "%transition_load_69 = load i12 %transition_addr_69" [viterbi.c:54]   --->   Operation 273 'load' 'transition_load_69' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 274 [1/2] (2.98ns)   --->   "%llike_load_70 = load i14 %llike_addr_71" [viterbi.c:54]   --->   Operation 274 'load' 'llike_load_70' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln54_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %reuse_select" [viterbi.c:54]   --->   Operation 275 'bitconcatenate' 'zext_ln54_7_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln54_102 = zext i10 %zext_ln54_7_cast" [viterbi.c:54]   --->   Operation 276 'zext' 'zext_ln54_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%transition_addr_70 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_102" [viterbi.c:54]   --->   Operation 277 'getelementptr' 'transition_addr_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 278 [2/2] (1.64ns)   --->   "%transition_load_70 = load i12 %transition_addr_70" [viterbi.c:54]   --->   Operation 278 'load' 'transition_load_70' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 279 [1/2] (2.98ns)   --->   "%llike_load_71 = load i14 %llike_addr_72" [viterbi.c:54]   --->   Operation 279 'load' 'llike_load_71' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 280 [1/1] (0.72ns)   --->   "%add_ln54_6 = add i10 %zext_ln52_4, i10 576" [viterbi.c:54]   --->   Operation 280 'add' 'add_ln54_6' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i10 %add_ln54_6" [viterbi.c:54]   --->   Operation 281 'zext' 'zext_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%transition_addr_71 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_8" [viterbi.c:54]   --->   Operation 282 'getelementptr' 'transition_addr_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 283 [2/2] (1.64ns)   --->   "%transition_load_71 = load i12 %transition_addr_71" [viterbi.c:54]   --->   Operation 283 'load' 'transition_load_71' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 284 [2/2] (2.98ns)   --->   "%llike_load_72 = load i14 %llike_addr_73" [viterbi.c:54]   --->   Operation 284 'load' 'llike_load_72' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_7 : Operation 285 [2/2] (2.98ns)   --->   "%llike_load_73 = load i14 %llike_addr_74" [viterbi.c:54]   --->   Operation 285 'load' 'llike_load_73' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln54_11 = or i14 %tmp_s, i14 12" [viterbi.c:54]   --->   Operation 286 'or' 'or_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln54_48 = zext i14 %or_ln54_11" [viterbi.c:54]   --->   Operation 287 'zext' 'zext_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%llike_addr_75 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_48" [viterbi.c:54]   --->   Operation 288 'getelementptr' 'llike_addr_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln54_12 = or i14 %tmp_s, i14 13" [viterbi.c:54]   --->   Operation 289 'or' 'or_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln54_49 = zext i14 %or_ln54_12" [viterbi.c:54]   --->   Operation 290 'zext' 'zext_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%llike_addr_76 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_49" [viterbi.c:54]   --->   Operation 291 'getelementptr' 'llike_addr_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 292 [2/5] (2.89ns)   --->   "%min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52" [viterbi.c:52]   --->   Operation 292 'dadd' 'min_p' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [2/5] (2.89ns)   --->   "%p_s = dadd i64 %llike_load, i64 %bitcast_ln54" [viterbi.c:54]   --->   Operation 293 'dadd' 'p_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [3/5] (2.89ns)   --->   "%p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1" [viterbi.c:54]   --->   Operation 294 'dadd' 'p_3_1' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [3/5] (2.89ns)   --->   "%p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 295 'dadd' 'p_3_2' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [4/5] (2.89ns)   --->   "%p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3" [viterbi.c:54]   --->   Operation 296 'dadd' 'p_3_3' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [4/5] (2.89ns)   --->   "%p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4" [viterbi.c:54]   --->   Operation 297 'dadd' 'p_3_4' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln54_5 = bitcast i64 %transition_load_68" [viterbi.c:54]   --->   Operation 298 'bitcast' 'bitcast_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 299 [5/5] (2.89ns)   --->   "%p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 299 'dadd' 'p_3_5' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln54_6 = bitcast i64 %transition_load_69" [viterbi.c:54]   --->   Operation 300 'bitcast' 'bitcast_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 301 [5/5] (2.89ns)   --->   "%p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6" [viterbi.c:54]   --->   Operation 301 'dadd' 'p_3_6' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/2] (1.64ns)   --->   "%transition_load_70 = load i12 %transition_addr_70" [viterbi.c:54]   --->   Operation 302 'load' 'transition_load_70' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 303 [1/2] (1.64ns)   --->   "%transition_load_71 = load i12 %transition_addr_71" [viterbi.c:54]   --->   Operation 303 'load' 'transition_load_71' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 304 [1/2] (2.98ns)   --->   "%llike_load_72 = load i14 %llike_addr_73" [viterbi.c:54]   --->   Operation 304 'load' 'llike_load_72' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 305 [1/1] (0.72ns)   --->   "%add_ln54_7 = add i10 %zext_ln52_4, i10 640" [viterbi.c:54]   --->   Operation 305 'add' 'add_ln54_7' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i10 %add_ln54_7" [viterbi.c:54]   --->   Operation 306 'zext' 'zext_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%transition_addr_72 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_9" [viterbi.c:54]   --->   Operation 307 'getelementptr' 'transition_addr_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 308 [2/2] (1.64ns)   --->   "%transition_load_72 = load i12 %transition_addr_72" [viterbi.c:54]   --->   Operation 308 'load' 'transition_load_72' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 309 [1/2] (2.98ns)   --->   "%llike_load_73 = load i14 %llike_addr_74" [viterbi.c:54]   --->   Operation 309 'load' 'llike_load_73' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 310 [1/1] (0.72ns)   --->   "%add_ln54_8 = add i10 %zext_ln52_4, i10 704" [viterbi.c:54]   --->   Operation 310 'add' 'add_ln54_8' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i10 %add_ln54_8" [viterbi.c:54]   --->   Operation 311 'zext' 'zext_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%transition_addr_73 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_10" [viterbi.c:54]   --->   Operation 312 'getelementptr' 'transition_addr_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 313 [2/2] (1.64ns)   --->   "%transition_load_73 = load i12 %transition_addr_73" [viterbi.c:54]   --->   Operation 313 'load' 'transition_load_73' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 314 [2/2] (2.98ns)   --->   "%llike_load_74 = load i14 %llike_addr_75" [viterbi.c:54]   --->   Operation 314 'load' 'llike_load_74' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_8 : Operation 315 [2/2] (2.98ns)   --->   "%llike_load_75 = load i14 %llike_addr_76" [viterbi.c:54]   --->   Operation 315 'load' 'llike_load_75' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln54_13 = or i14 %tmp_s, i14 14" [viterbi.c:54]   --->   Operation 316 'or' 'or_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln54_50 = zext i14 %or_ln54_13" [viterbi.c:54]   --->   Operation 317 'zext' 'zext_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%llike_addr_77 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_50" [viterbi.c:54]   --->   Operation 318 'getelementptr' 'llike_addr_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln54_14 = or i14 %tmp_s, i14 15" [viterbi.c:54]   --->   Operation 319 'or' 'or_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln54_52 = zext i14 %or_ln54_14" [viterbi.c:54]   --->   Operation 320 'zext' 'zext_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%llike_addr_78 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_52" [viterbi.c:54]   --->   Operation 321 'getelementptr' 'llike_addr_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i8 %reuse_select" [viterbi.c:52]   --->   Operation 322 'zext' 'zext_ln52_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 323 [1/5] (2.89ns)   --->   "%min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52" [viterbi.c:52]   --->   Operation 323 'dadd' 'min_p' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/5] (2.89ns)   --->   "%p_s = dadd i64 %llike_load, i64 %bitcast_ln54" [viterbi.c:54]   --->   Operation 324 'dadd' 'p_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [2/5] (2.89ns)   --->   "%p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1" [viterbi.c:54]   --->   Operation 325 'dadd' 'p_3_1' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [2/5] (2.89ns)   --->   "%p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 326 'dadd' 'p_3_2' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [3/5] (2.89ns)   --->   "%p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3" [viterbi.c:54]   --->   Operation 327 'dadd' 'p_3_3' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [3/5] (2.89ns)   --->   "%p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4" [viterbi.c:54]   --->   Operation 328 'dadd' 'p_3_4' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [4/5] (2.89ns)   --->   "%p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 329 'dadd' 'p_3_5' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [4/5] (2.89ns)   --->   "%p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6" [viterbi.c:54]   --->   Operation 330 'dadd' 'p_3_6' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln54_7 = bitcast i64 %transition_load_70" [viterbi.c:54]   --->   Operation 331 'bitcast' 'bitcast_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 332 [5/5] (2.89ns)   --->   "%p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7" [viterbi.c:54]   --->   Operation 332 'dadd' 'p_3_7' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln54_8 = bitcast i64 %transition_load_71" [viterbi.c:54]   --->   Operation 333 'bitcast' 'bitcast_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 334 [5/5] (2.89ns)   --->   "%p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 334 'dadd' 'p_3_8' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/2] (1.64ns)   --->   "%transition_load_72 = load i12 %transition_addr_72" [viterbi.c:54]   --->   Operation 335 'load' 'transition_load_72' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 336 [1/2] (1.64ns)   --->   "%transition_load_73 = load i12 %transition_addr_73" [viterbi.c:54]   --->   Operation 336 'load' 'transition_load_73' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 337 [1/2] (2.98ns)   --->   "%llike_load_74 = load i14 %llike_addr_75" [viterbi.c:54]   --->   Operation 337 'load' 'llike_load_74' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i9 %zext_ln54_3_cast" [viterbi.c:54]   --->   Operation 338 'sext' 'sext_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln54_103 = zext i10 %sext_ln54" [viterbi.c:54]   --->   Operation 339 'zext' 'zext_ln54_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%transition_addr_74 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_103" [viterbi.c:54]   --->   Operation 340 'getelementptr' 'transition_addr_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 341 [2/2] (1.64ns)   --->   "%transition_load_74 = load i12 %transition_addr_74" [viterbi.c:54]   --->   Operation 341 'load' 'transition_load_74' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 342 [1/2] (2.98ns)   --->   "%llike_load_75 = load i14 %llike_addr_76" [viterbi.c:54]   --->   Operation 342 'load' 'llike_load_75' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 343 [1/1] (0.73ns)   --->   "%add_ln54_9 = add i11 %zext_ln52_5, i11 832" [viterbi.c:54]   --->   Operation 343 'add' 'add_ln54_9' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i11 %add_ln54_9" [viterbi.c:54]   --->   Operation 344 'zext' 'zext_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%transition_addr_75 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_12" [viterbi.c:54]   --->   Operation 345 'getelementptr' 'transition_addr_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 346 [2/2] (1.64ns)   --->   "%transition_load_75 = load i12 %transition_addr_75" [viterbi.c:54]   --->   Operation 346 'load' 'transition_load_75' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 347 [2/2] (2.98ns)   --->   "%llike_load_76 = load i14 %llike_addr_77" [viterbi.c:54]   --->   Operation 347 'load' 'llike_load_76' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_9 : Operation 348 [2/2] (2.98ns)   --->   "%llike_load_77 = load i14 %llike_addr_78" [viterbi.c:54]   --->   Operation 348 'load' 'llike_load_77' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln54_15 = or i14 %tmp_s, i14 16" [viterbi.c:54]   --->   Operation 349 'or' 'or_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln54_53 = zext i14 %or_ln54_15" [viterbi.c:54]   --->   Operation 350 'zext' 'zext_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%llike_addr_79 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_53" [viterbi.c:54]   --->   Operation 351 'getelementptr' 'llike_addr_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%or_ln54_16 = or i14 %tmp_s, i14 17" [viterbi.c:54]   --->   Operation 352 'or' 'or_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln54_54 = zext i14 %or_ln54_16" [viterbi.c:54]   --->   Operation 353 'zext' 'zext_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%llike_addr_80 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_54" [viterbi.c:54]   --->   Operation 354 'getelementptr' 'llike_addr_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 355 [2/2] (2.01ns)   --->   "%tmp_193 = fcmp_olt  i64 %p_s, i64 %min_p" [viterbi.c:55]   --->   Operation 355 'dcmp' 'tmp_193' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/5] (2.89ns)   --->   "%p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1" [viterbi.c:54]   --->   Operation 356 'dadd' 'p_3_1' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/5] (2.89ns)   --->   "%p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 357 'dadd' 'p_3_2' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [2/5] (2.89ns)   --->   "%p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3" [viterbi.c:54]   --->   Operation 358 'dadd' 'p_3_3' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [2/5] (2.89ns)   --->   "%p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4" [viterbi.c:54]   --->   Operation 359 'dadd' 'p_3_4' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [3/5] (2.89ns)   --->   "%p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 360 'dadd' 'p_3_5' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [3/5] (2.89ns)   --->   "%p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6" [viterbi.c:54]   --->   Operation 361 'dadd' 'p_3_6' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [4/5] (2.89ns)   --->   "%p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7" [viterbi.c:54]   --->   Operation 362 'dadd' 'p_3_7' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [4/5] (2.89ns)   --->   "%p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 363 'dadd' 'p_3_8' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln54_9 = bitcast i64 %transition_load_72" [viterbi.c:54]   --->   Operation 364 'bitcast' 'bitcast_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 365 [5/5] (2.89ns)   --->   "%p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9" [viterbi.c:54]   --->   Operation 365 'dadd' 'p_3_9' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln54_10 = bitcast i64 %transition_load_73" [viterbi.c:54]   --->   Operation 366 'bitcast' 'bitcast_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 367 [5/5] (2.89ns)   --->   "%p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10" [viterbi.c:54]   --->   Operation 367 'dadd' 'p_3_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [1/2] (1.64ns)   --->   "%transition_load_74 = load i12 %transition_addr_74" [viterbi.c:54]   --->   Operation 368 'load' 'transition_load_74' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 369 [1/2] (1.64ns)   --->   "%transition_load_75 = load i12 %transition_addr_75" [viterbi.c:54]   --->   Operation 369 'load' 'transition_load_75' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 370 [1/2] (2.98ns)   --->   "%llike_load_76 = load i14 %llike_addr_77" [viterbi.c:54]   --->   Operation 370 'load' 'llike_load_76' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 371 [1/1] (0.73ns)   --->   "%add_ln54_10 = add i11 %zext_ln52_5, i11 896" [viterbi.c:54]   --->   Operation 371 'add' 'add_ln54_10' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i11 %add_ln54_10" [viterbi.c:54]   --->   Operation 372 'zext' 'zext_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%transition_addr_76 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_13" [viterbi.c:54]   --->   Operation 373 'getelementptr' 'transition_addr_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 374 [2/2] (1.64ns)   --->   "%transition_load_76 = load i12 %transition_addr_76" [viterbi.c:54]   --->   Operation 374 'load' 'transition_load_76' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 375 [1/2] (2.98ns)   --->   "%llike_load_77 = load i14 %llike_addr_78" [viterbi.c:54]   --->   Operation 375 'load' 'llike_load_77' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 376 [1/1] (0.73ns)   --->   "%add_ln54_11 = add i11 %zext_ln52_5, i11 960" [viterbi.c:54]   --->   Operation 376 'add' 'add_ln54_11' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i11 %add_ln54_11" [viterbi.c:54]   --->   Operation 377 'zext' 'zext_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%transition_addr_77 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_14" [viterbi.c:54]   --->   Operation 378 'getelementptr' 'transition_addr_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 379 [2/2] (1.64ns)   --->   "%transition_load_77 = load i12 %transition_addr_77" [viterbi.c:54]   --->   Operation 379 'load' 'transition_load_77' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 380 [2/2] (2.98ns)   --->   "%llike_load_78 = load i14 %llike_addr_79" [viterbi.c:54]   --->   Operation 380 'load' 'llike_load_78' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 381 [2/2] (2.98ns)   --->   "%llike_load_79 = load i14 %llike_addr_80" [viterbi.c:54]   --->   Operation 381 'load' 'llike_load_79' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln54_17 = or i14 %tmp_s, i14 18" [viterbi.c:54]   --->   Operation 382 'or' 'or_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln54_55 = zext i14 %or_ln54_17" [viterbi.c:54]   --->   Operation 383 'zext' 'zext_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%llike_addr_81 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_55" [viterbi.c:54]   --->   Operation 384 'getelementptr' 'llike_addr_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln54_18 = or i14 %tmp_s, i14 19" [viterbi.c:54]   --->   Operation 385 'or' 'or_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln54_56 = zext i14 %or_ln54_18" [viterbi.c:54]   --->   Operation 386 'zext' 'zext_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%llike_addr_82 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_56" [viterbi.c:54]   --->   Operation 387 'getelementptr' 'llike_addr_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %p_s" [viterbi.c:55]   --->   Operation 388 'bitcast' 'bitcast_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55, i32 52, i32 62" [viterbi.c:55]   --->   Operation 389 'partselect' 'tmp_191' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i64 %bitcast_ln55" [viterbi.c:55]   --->   Operation 390 'trunc' 'trunc_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %min_p" [viterbi.c:55]   --->   Operation 391 'bitcast' 'bitcast_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_1, i32 52, i32 62" [viterbi.c:55]   --->   Operation 392 'partselect' 'tmp_192' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i64 %bitcast_ln55_1" [viterbi.c:55]   --->   Operation 393 'trunc' 'trunc_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.61ns)   --->   "%icmp_ln55 = icmp_ne  i11 %tmp_191, i11 2047" [viterbi.c:55]   --->   Operation 394 'icmp' 'icmp_ln55' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.98ns)   --->   "%icmp_ln55_1 = icmp_eq  i52 %trunc_ln55, i52 0" [viterbi.c:55]   --->   Operation 395 'icmp' 'icmp_ln55_1' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%or_ln55_31 = or i1 %icmp_ln55_1, i1 %icmp_ln55" [viterbi.c:55]   --->   Operation 396 'or' 'or_ln55_31' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.61ns)   --->   "%icmp_ln55_2 = icmp_ne  i11 %tmp_192, i11 2047" [viterbi.c:55]   --->   Operation 397 'icmp' 'icmp_ln55_2' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.98ns)   --->   "%icmp_ln55_3 = icmp_eq  i52 %trunc_ln55_1, i52 0" [viterbi.c:55]   --->   Operation 398 'icmp' 'icmp_ln55_3' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%or_ln55_32 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2" [viterbi.c:55]   --->   Operation 399 'or' 'or_ln55_32' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %or_ln55_31, i1 %or_ln55_32" [viterbi.c:55]   --->   Operation 400 'and' 'and_ln55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/2] (2.01ns)   --->   "%tmp_193 = fcmp_olt  i64 %p_s, i64 %min_p" [viterbi.c:55]   --->   Operation 401 'dcmp' 'tmp_193' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, i1 %tmp_193" [viterbi.c:55]   --->   Operation 402 'and' 'and_ln55_1' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.41ns)   --->   "%select_ln55 = select i1 %and_ln55_1, i64 %p_s, i64 %min_p" [viterbi.c:55]   --->   Operation 403 'select' 'select_ln55' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 404 [1/5] (2.89ns)   --->   "%p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3" [viterbi.c:54]   --->   Operation 404 'dadd' 'p_3_3' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 405 [1/5] (2.89ns)   --->   "%p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4" [viterbi.c:54]   --->   Operation 405 'dadd' 'p_3_4' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 406 [2/5] (2.89ns)   --->   "%p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 406 'dadd' 'p_3_5' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 407 [2/5] (2.89ns)   --->   "%p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6" [viterbi.c:54]   --->   Operation 407 'dadd' 'p_3_6' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 408 [3/5] (2.89ns)   --->   "%p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7" [viterbi.c:54]   --->   Operation 408 'dadd' 'p_3_7' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 409 [3/5] (2.89ns)   --->   "%p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 409 'dadd' 'p_3_8' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [4/5] (2.89ns)   --->   "%p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9" [viterbi.c:54]   --->   Operation 410 'dadd' 'p_3_9' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [4/5] (2.89ns)   --->   "%p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10" [viterbi.c:54]   --->   Operation 411 'dadd' 'p_3_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln54_11 = bitcast i64 %transition_load_74" [viterbi.c:54]   --->   Operation 412 'bitcast' 'bitcast_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 413 [5/5] (2.89ns)   --->   "%p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 413 'dadd' 'p_3_10' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln54_12 = bitcast i64 %transition_load_75" [viterbi.c:54]   --->   Operation 414 'bitcast' 'bitcast_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 415 [5/5] (2.89ns)   --->   "%p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12" [viterbi.c:54]   --->   Operation 415 'dadd' 'p_3_11' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/2] (1.64ns)   --->   "%transition_load_76 = load i12 %transition_addr_76" [viterbi.c:54]   --->   Operation 416 'load' 'transition_load_76' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 417 [1/2] (1.64ns)   --->   "%transition_load_77 = load i12 %transition_addr_77" [viterbi.c:54]   --->   Operation 417 'load' 'transition_load_77' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 418 [1/2] (2.98ns)   --->   "%llike_load_78 = load i14 %llike_addr_79" [viterbi.c:54]   --->   Operation 418 'load' 'llike_load_78' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln54_15_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 4, i8 %reuse_select" [viterbi.c:54]   --->   Operation 419 'bitconcatenate' 'zext_ln54_15_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln54_104 = zext i11 %zext_ln54_15_cast" [viterbi.c:54]   --->   Operation 420 'zext' 'zext_ln54_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%transition_addr_78 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_104" [viterbi.c:54]   --->   Operation 421 'getelementptr' 'transition_addr_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 422 [2/2] (1.64ns)   --->   "%transition_load_78 = load i12 %transition_addr_78" [viterbi.c:54]   --->   Operation 422 'load' 'transition_load_78' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 423 [1/2] (2.98ns)   --->   "%llike_load_79 = load i14 %llike_addr_80" [viterbi.c:54]   --->   Operation 423 'load' 'llike_load_79' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 424 [1/1] (0.73ns)   --->   "%add_ln54_12 = add i11 %zext_ln52_5, i11 1088" [viterbi.c:54]   --->   Operation 424 'add' 'add_ln54_12' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i11 %add_ln54_12" [viterbi.c:54]   --->   Operation 425 'zext' 'zext_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 426 [1/1] (0.00ns)   --->   "%transition_addr_79 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_16" [viterbi.c:54]   --->   Operation 426 'getelementptr' 'transition_addr_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 427 [2/2] (1.64ns)   --->   "%transition_load_79 = load i12 %transition_addr_79" [viterbi.c:54]   --->   Operation 427 'load' 'transition_load_79' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 428 [2/2] (2.98ns)   --->   "%llike_load_80 = load i14 %llike_addr_81" [viterbi.c:54]   --->   Operation 428 'load' 'llike_load_80' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_11 : Operation 429 [2/2] (2.98ns)   --->   "%llike_load_81 = load i14 %llike_addr_82" [viterbi.c:54]   --->   Operation 429 'load' 'llike_load_81' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln54_19 = or i14 %tmp_s, i14 20" [viterbi.c:54]   --->   Operation 430 'or' 'or_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln54_57 = zext i14 %or_ln54_19" [viterbi.c:54]   --->   Operation 431 'zext' 'zext_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%llike_addr_83 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_57" [viterbi.c:54]   --->   Operation 432 'getelementptr' 'llike_addr_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln54_20 = or i14 %tmp_s, i14 21" [viterbi.c:54]   --->   Operation 433 'or' 'or_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln54_58 = zext i14 %or_ln54_20" [viterbi.c:54]   --->   Operation 434 'zext' 'zext_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%llike_addr_84 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_58" [viterbi.c:54]   --->   Operation 435 'getelementptr' 'llike_addr_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 436 [2/2] (2.01ns)   --->   "%tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln55" [viterbi.c:55]   --->   Operation 436 'dcmp' 'tmp_196' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/5] (2.89ns)   --->   "%p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 437 'dadd' 'p_3_5' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/5] (2.89ns)   --->   "%p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6" [viterbi.c:54]   --->   Operation 438 'dadd' 'p_3_6' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [2/5] (2.89ns)   --->   "%p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7" [viterbi.c:54]   --->   Operation 439 'dadd' 'p_3_7' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [2/5] (2.89ns)   --->   "%p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 440 'dadd' 'p_3_8' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 441 [3/5] (2.89ns)   --->   "%p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9" [viterbi.c:54]   --->   Operation 441 'dadd' 'p_3_9' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 442 [3/5] (2.89ns)   --->   "%p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10" [viterbi.c:54]   --->   Operation 442 'dadd' 'p_3_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [4/5] (2.89ns)   --->   "%p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 443 'dadd' 'p_3_10' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [4/5] (2.89ns)   --->   "%p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12" [viterbi.c:54]   --->   Operation 444 'dadd' 'p_3_11' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%bitcast_ln54_13 = bitcast i64 %transition_load_76" [viterbi.c:54]   --->   Operation 445 'bitcast' 'bitcast_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 446 [5/5] (2.89ns)   --->   "%p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13" [viterbi.c:54]   --->   Operation 446 'dadd' 'p_3_12' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln54_14 = bitcast i64 %transition_load_77" [viterbi.c:54]   --->   Operation 447 'bitcast' 'bitcast_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 448 [5/5] (2.89ns)   --->   "%p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 448 'dadd' 'p_3_13' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/2] (1.64ns)   --->   "%transition_load_78 = load i12 %transition_addr_78" [viterbi.c:54]   --->   Operation 449 'load' 'transition_load_78' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 450 [1/2] (1.64ns)   --->   "%transition_load_79 = load i12 %transition_addr_79" [viterbi.c:54]   --->   Operation 450 'load' 'transition_load_79' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 451 [1/2] (2.98ns)   --->   "%llike_load_80 = load i14 %llike_addr_81" [viterbi.c:54]   --->   Operation 451 'load' 'llike_load_80' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 452 [1/1] (0.73ns)   --->   "%add_ln54_13 = add i11 %zext_ln52_5, i11 1152" [viterbi.c:54]   --->   Operation 452 'add' 'add_ln54_13' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i11 %add_ln54_13" [viterbi.c:54]   --->   Operation 453 'zext' 'zext_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%transition_addr_80 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_17" [viterbi.c:54]   --->   Operation 454 'getelementptr' 'transition_addr_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 455 [2/2] (1.64ns)   --->   "%transition_load_80 = load i12 %transition_addr_80" [viterbi.c:54]   --->   Operation 455 'load' 'transition_load_80' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 456 [1/2] (2.98ns)   --->   "%llike_load_81 = load i14 %llike_addr_82" [viterbi.c:54]   --->   Operation 456 'load' 'llike_load_81' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 457 [1/1] (0.73ns)   --->   "%add_ln54_14 = add i11 %zext_ln52_5, i11 1216" [viterbi.c:54]   --->   Operation 457 'add' 'add_ln54_14' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln54_18 = zext i11 %add_ln54_14" [viterbi.c:54]   --->   Operation 458 'zext' 'zext_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%transition_addr_81 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_18" [viterbi.c:54]   --->   Operation 459 'getelementptr' 'transition_addr_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 460 [2/2] (1.64ns)   --->   "%transition_load_81 = load i12 %transition_addr_81" [viterbi.c:54]   --->   Operation 460 'load' 'transition_load_81' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 461 [2/2] (2.98ns)   --->   "%llike_load_82 = load i14 %llike_addr_83" [viterbi.c:54]   --->   Operation 461 'load' 'llike_load_82' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 462 [2/2] (2.98ns)   --->   "%llike_load_83 = load i14 %llike_addr_84" [viterbi.c:54]   --->   Operation 462 'load' 'llike_load_83' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln54_21 = or i14 %tmp_s, i14 22" [viterbi.c:54]   --->   Operation 463 'or' 'or_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln54_59 = zext i14 %or_ln54_21" [viterbi.c:54]   --->   Operation 464 'zext' 'zext_ln54_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%llike_addr_85 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_59" [viterbi.c:54]   --->   Operation 465 'getelementptr' 'llike_addr_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln54_22 = or i14 %tmp_s, i14 23" [viterbi.c:54]   --->   Operation 466 'or' 'or_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln54_60 = zext i14 %or_ln54_22" [viterbi.c:54]   --->   Operation 467 'zext' 'zext_ln54_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 468 [1/1] (0.00ns)   --->   "%llike_addr_86 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_60" [viterbi.c:54]   --->   Operation 468 'getelementptr' 'llike_addr_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 469 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i64 %p_3_1" [viterbi.c:55]   --->   Operation 469 'bitcast' 'bitcast_ln55_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_2, i32 52, i32 62" [viterbi.c:55]   --->   Operation 470 'partselect' 'tmp_194' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i64 %bitcast_ln55_2" [viterbi.c:55]   --->   Operation 471 'trunc' 'trunc_ln55_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i64 %select_ln55" [viterbi.c:55]   --->   Operation 472 'bitcast' 'bitcast_ln55_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_3, i32 52, i32 62" [viterbi.c:55]   --->   Operation 473 'partselect' 'tmp_195' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = trunc i64 %bitcast_ln55_3" [viterbi.c:55]   --->   Operation 474 'trunc' 'trunc_ln55_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 475 [1/1] (0.61ns)   --->   "%icmp_ln55_4 = icmp_ne  i11 %tmp_194, i11 2047" [viterbi.c:55]   --->   Operation 475 'icmp' 'icmp_ln55_4' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 476 [1/1] (0.98ns)   --->   "%icmp_ln55_5 = icmp_eq  i52 %trunc_ln55_2, i52 0" [viterbi.c:55]   --->   Operation 476 'icmp' 'icmp_ln55_5' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%or_ln55_33 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4" [viterbi.c:55]   --->   Operation 477 'or' 'or_ln55_33' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 478 [1/1] (0.61ns)   --->   "%icmp_ln55_6 = icmp_ne  i11 %tmp_195, i11 2047" [viterbi.c:55]   --->   Operation 478 'icmp' 'icmp_ln55_6' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 479 [1/1] (0.98ns)   --->   "%icmp_ln55_7 = icmp_eq  i52 %trunc_ln55_3, i52 0" [viterbi.c:55]   --->   Operation 479 'icmp' 'icmp_ln55_7' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%or_ln55_34 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6" [viterbi.c:55]   --->   Operation 480 'or' 'or_ln55_34' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%and_ln55_2 = and i1 %or_ln55_33, i1 %or_ln55_34" [viterbi.c:55]   --->   Operation 481 'and' 'and_ln55_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 482 [1/2] (2.01ns)   --->   "%tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln55" [viterbi.c:55]   --->   Operation 482 'dcmp' 'tmp_196' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_3 = and i1 %and_ln55_2, i1 %tmp_196" [viterbi.c:55]   --->   Operation 483 'and' 'and_ln55_3' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 484 [1/1] (0.41ns)   --->   "%select_ln55_1 = select i1 %and_ln55_3, i64 %p_3_1, i64 %select_ln55" [viterbi.c:55]   --->   Operation 484 'select' 'select_ln55_1' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 485 [1/5] (2.89ns)   --->   "%p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7" [viterbi.c:54]   --->   Operation 485 'dadd' 'p_3_7' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 486 [1/5] (2.89ns)   --->   "%p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 486 'dadd' 'p_3_8' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 487 [2/5] (2.89ns)   --->   "%p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9" [viterbi.c:54]   --->   Operation 487 'dadd' 'p_3_9' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 488 [2/5] (2.89ns)   --->   "%p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10" [viterbi.c:54]   --->   Operation 488 'dadd' 'p_3_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 489 [3/5] (2.89ns)   --->   "%p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 489 'dadd' 'p_3_10' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 490 [3/5] (2.89ns)   --->   "%p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12" [viterbi.c:54]   --->   Operation 490 'dadd' 'p_3_11' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [4/5] (2.89ns)   --->   "%p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13" [viterbi.c:54]   --->   Operation 491 'dadd' 'p_3_12' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 492 [4/5] (2.89ns)   --->   "%p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 492 'dadd' 'p_3_13' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln54_15 = bitcast i64 %transition_load_78" [viterbi.c:54]   --->   Operation 493 'bitcast' 'bitcast_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 494 [5/5] (2.89ns)   --->   "%p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15" [viterbi.c:54]   --->   Operation 494 'dadd' 'p_3_14' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln54_16 = bitcast i64 %transition_load_79" [viterbi.c:54]   --->   Operation 495 'bitcast' 'bitcast_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 496 [5/5] (2.89ns)   --->   "%p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16" [viterbi.c:54]   --->   Operation 496 'dadd' 'p_3_15' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 497 [1/2] (1.64ns)   --->   "%transition_load_80 = load i12 %transition_addr_80" [viterbi.c:54]   --->   Operation 497 'load' 'transition_load_80' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 498 [1/2] (1.64ns)   --->   "%transition_load_81 = load i12 %transition_addr_81" [viterbi.c:54]   --->   Operation 498 'load' 'transition_load_81' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 499 [1/2] (2.98ns)   --->   "%llike_load_82 = load i14 %llike_addr_83" [viterbi.c:54]   --->   Operation 499 'load' 'llike_load_82' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln54_19_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 5, i8 %reuse_select" [viterbi.c:54]   --->   Operation 500 'bitconcatenate' 'zext_ln54_19_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln54_105 = zext i11 %zext_ln54_19_cast" [viterbi.c:54]   --->   Operation 501 'zext' 'zext_ln54_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%transition_addr_82 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_105" [viterbi.c:54]   --->   Operation 502 'getelementptr' 'transition_addr_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 503 [2/2] (1.64ns)   --->   "%transition_load_82 = load i12 %transition_addr_82" [viterbi.c:54]   --->   Operation 503 'load' 'transition_load_82' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 504 [1/2] (2.98ns)   --->   "%llike_load_83 = load i14 %llike_addr_84" [viterbi.c:54]   --->   Operation 504 'load' 'llike_load_83' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 505 [1/1] (0.73ns)   --->   "%add_ln54_15 = add i11 %zext_ln52_5, i11 1344" [viterbi.c:54]   --->   Operation 505 'add' 'add_ln54_15' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i11 %add_ln54_15" [viterbi.c:54]   --->   Operation 506 'zext' 'zext_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%transition_addr_83 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_20" [viterbi.c:54]   --->   Operation 507 'getelementptr' 'transition_addr_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 508 [2/2] (1.64ns)   --->   "%transition_load_83 = load i12 %transition_addr_83" [viterbi.c:54]   --->   Operation 508 'load' 'transition_load_83' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 509 [2/2] (2.98ns)   --->   "%llike_load_84 = load i14 %llike_addr_85" [viterbi.c:54]   --->   Operation 509 'load' 'llike_load_84' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 510 [2/2] (2.98ns)   --->   "%llike_load_85 = load i14 %llike_addr_86" [viterbi.c:54]   --->   Operation 510 'load' 'llike_load_85' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln54_23 = or i14 %tmp_s, i14 24" [viterbi.c:54]   --->   Operation 511 'or' 'or_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln54_61 = zext i14 %or_ln54_23" [viterbi.c:54]   --->   Operation 512 'zext' 'zext_ln54_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 513 [1/1] (0.00ns)   --->   "%llike_addr_87 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_61" [viterbi.c:54]   --->   Operation 513 'getelementptr' 'llike_addr_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 514 [1/1] (0.00ns)   --->   "%or_ln54_24 = or i14 %tmp_s, i14 25" [viterbi.c:54]   --->   Operation 514 'or' 'or_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln54_62 = zext i14 %or_ln54_24" [viterbi.c:54]   --->   Operation 515 'zext' 'zext_ln54_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%llike_addr_88 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_62" [viterbi.c:54]   --->   Operation 516 'getelementptr' 'llike_addr_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 517 [2/2] (2.01ns)   --->   "%tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln55_1" [viterbi.c:55]   --->   Operation 517 'dcmp' 'tmp_199' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 518 [1/5] (2.89ns)   --->   "%p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9" [viterbi.c:54]   --->   Operation 518 'dadd' 'p_3_9' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 519 [1/5] (2.89ns)   --->   "%p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10" [viterbi.c:54]   --->   Operation 519 'dadd' 'p_3_s' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 520 [2/5] (2.89ns)   --->   "%p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 520 'dadd' 'p_3_10' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 521 [2/5] (2.89ns)   --->   "%p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12" [viterbi.c:54]   --->   Operation 521 'dadd' 'p_3_11' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 522 [3/5] (2.89ns)   --->   "%p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13" [viterbi.c:54]   --->   Operation 522 'dadd' 'p_3_12' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [3/5] (2.89ns)   --->   "%p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 523 'dadd' 'p_3_13' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [4/5] (2.89ns)   --->   "%p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15" [viterbi.c:54]   --->   Operation 524 'dadd' 'p_3_14' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [4/5] (2.89ns)   --->   "%p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16" [viterbi.c:54]   --->   Operation 525 'dadd' 'p_3_15' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln54_17 = bitcast i64 %transition_load_80" [viterbi.c:54]   --->   Operation 526 'bitcast' 'bitcast_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 527 [5/5] (2.89ns)   --->   "%p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 527 'dadd' 'p_3_16' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln54_18 = bitcast i64 %transition_load_81" [viterbi.c:54]   --->   Operation 528 'bitcast' 'bitcast_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 529 [5/5] (2.89ns)   --->   "%p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18" [viterbi.c:54]   --->   Operation 529 'dadd' 'p_3_17' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 530 [1/2] (1.64ns)   --->   "%transition_load_82 = load i12 %transition_addr_82" [viterbi.c:54]   --->   Operation 530 'load' 'transition_load_82' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 531 [1/2] (1.64ns)   --->   "%transition_load_83 = load i12 %transition_addr_83" [viterbi.c:54]   --->   Operation 531 'load' 'transition_load_83' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 532 [1/2] (2.98ns)   --->   "%llike_load_84 = load i14 %llike_addr_85" [viterbi.c:54]   --->   Operation 532 'load' 'llike_load_84' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 533 [1/1] (0.73ns)   --->   "%add_ln54_16 = add i11 %zext_ln52_5, i11 1408" [viterbi.c:54]   --->   Operation 533 'add' 'add_ln54_16' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i11 %add_ln54_16" [viterbi.c:54]   --->   Operation 534 'zext' 'zext_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%transition_addr_84 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_21" [viterbi.c:54]   --->   Operation 535 'getelementptr' 'transition_addr_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 536 [2/2] (1.64ns)   --->   "%transition_load_84 = load i12 %transition_addr_84" [viterbi.c:54]   --->   Operation 536 'load' 'transition_load_84' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 537 [1/2] (2.98ns)   --->   "%llike_load_85 = load i14 %llike_addr_86" [viterbi.c:54]   --->   Operation 537 'load' 'llike_load_85' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 538 [1/1] (0.73ns)   --->   "%add_ln54_17 = add i11 %zext_ln52_5, i11 1472" [viterbi.c:54]   --->   Operation 538 'add' 'add_ln54_17' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i11 %add_ln54_17" [viterbi.c:54]   --->   Operation 539 'zext' 'zext_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%transition_addr_85 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_22" [viterbi.c:54]   --->   Operation 540 'getelementptr' 'transition_addr_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 541 [2/2] (1.64ns)   --->   "%transition_load_85 = load i12 %transition_addr_85" [viterbi.c:54]   --->   Operation 541 'load' 'transition_load_85' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 542 [2/2] (2.98ns)   --->   "%llike_load_86 = load i14 %llike_addr_87" [viterbi.c:54]   --->   Operation 542 'load' 'llike_load_86' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 543 [2/2] (2.98ns)   --->   "%llike_load_87 = load i14 %llike_addr_88" [viterbi.c:54]   --->   Operation 543 'load' 'llike_load_87' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln54_25 = or i14 %tmp_s, i14 26" [viterbi.c:54]   --->   Operation 544 'or' 'or_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln54_63 = zext i14 %or_ln54_25" [viterbi.c:54]   --->   Operation 545 'zext' 'zext_ln54_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%llike_addr_89 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_63" [viterbi.c:54]   --->   Operation 546 'getelementptr' 'llike_addr_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%or_ln54_26 = or i14 %tmp_s, i14 27" [viterbi.c:54]   --->   Operation 547 'or' 'or_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln54_64 = zext i14 %or_ln54_26" [viterbi.c:54]   --->   Operation 548 'zext' 'zext_ln54_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%llike_addr_90 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_64" [viterbi.c:54]   --->   Operation 549 'getelementptr' 'llike_addr_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%zext_ln54_11 = zext i1 %and_ln55_1" [viterbi.c:54]   --->   Operation 550 'zext' 'zext_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i64 %p_3_2" [viterbi.c:55]   --->   Operation 551 'bitcast' 'bitcast_ln55_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_4, i32 52, i32 62" [viterbi.c:55]   --->   Operation 552 'partselect' 'tmp_197' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i64 %bitcast_ln55_4" [viterbi.c:55]   --->   Operation 553 'trunc' 'trunc_ln55_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i64 %select_ln55_1" [viterbi.c:55]   --->   Operation 554 'bitcast' 'bitcast_ln55_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_5, i32 52, i32 62" [viterbi.c:55]   --->   Operation 555 'partselect' 'tmp_198' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = trunc i64 %bitcast_ln55_5" [viterbi.c:55]   --->   Operation 556 'trunc' 'trunc_ln55_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (0.61ns)   --->   "%icmp_ln55_8 = icmp_ne  i11 %tmp_197, i11 2047" [viterbi.c:55]   --->   Operation 557 'icmp' 'icmp_ln55_8' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 558 [1/1] (0.98ns)   --->   "%icmp_ln55_9 = icmp_eq  i52 %trunc_ln55_4, i52 0" [viterbi.c:55]   --->   Operation 558 'icmp' 'icmp_ln55_9' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_5)   --->   "%or_ln55_35 = or i1 %icmp_ln55_9, i1 %icmp_ln55_8" [viterbi.c:55]   --->   Operation 559 'or' 'or_ln55_35' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 560 [1/1] (0.61ns)   --->   "%icmp_ln55_10 = icmp_ne  i11 %tmp_198, i11 2047" [viterbi.c:55]   --->   Operation 560 'icmp' 'icmp_ln55_10' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 561 [1/1] (0.98ns)   --->   "%icmp_ln55_11 = icmp_eq  i52 %trunc_ln55_5, i52 0" [viterbi.c:55]   --->   Operation 561 'icmp' 'icmp_ln55_11' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_5)   --->   "%or_ln55_36 = or i1 %icmp_ln55_11, i1 %icmp_ln55_10" [viterbi.c:55]   --->   Operation 562 'or' 'or_ln55_36' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_5)   --->   "%and_ln55_4 = and i1 %or_ln55_35, i1 %or_ln55_36" [viterbi.c:55]   --->   Operation 563 'and' 'and_ln55_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 564 [1/2] (2.01ns)   --->   "%tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln55_1" [viterbi.c:55]   --->   Operation 564 'dcmp' 'tmp_199' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 565 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_5 = and i1 %and_ln55_4, i1 %tmp_199" [viterbi.c:55]   --->   Operation 565 'and' 'and_ln55_5' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 566 [1/1] (0.41ns)   --->   "%select_ln55_2 = select i1 %and_ln55_5, i64 %p_3_2, i64 %select_ln55_1" [viterbi.c:55]   --->   Operation 566 'select' 'select_ln55_2' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%select_ln55_3 = select i1 %and_ln55_5, i2 3, i2 2" [viterbi.c:55]   --->   Operation 567 'select' 'select_ln55_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%or_ln55 = or i1 %and_ln55_5, i1 %and_ln55_3" [viterbi.c:55]   --->   Operation 568 'or' 'or_ln55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 569 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_4 = select i1 %or_ln55, i2 %select_ln55_3, i2 %zext_ln54_11" [viterbi.c:55]   --->   Operation 569 'select' 'select_ln55_4' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 570 [1/5] (2.89ns)   --->   "%p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 570 'dadd' 'p_3_10' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 571 [1/5] (2.89ns)   --->   "%p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12" [viterbi.c:54]   --->   Operation 571 'dadd' 'p_3_11' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [2/5] (2.89ns)   --->   "%p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13" [viterbi.c:54]   --->   Operation 572 'dadd' 'p_3_12' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 573 [2/5] (2.89ns)   --->   "%p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 573 'dadd' 'p_3_13' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 574 [3/5] (2.89ns)   --->   "%p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15" [viterbi.c:54]   --->   Operation 574 'dadd' 'p_3_14' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 575 [3/5] (2.89ns)   --->   "%p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16" [viterbi.c:54]   --->   Operation 575 'dadd' 'p_3_15' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 576 [4/5] (2.89ns)   --->   "%p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 576 'dadd' 'p_3_16' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 577 [4/5] (2.89ns)   --->   "%p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18" [viterbi.c:54]   --->   Operation 577 'dadd' 'p_3_17' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln54_19 = bitcast i64 %transition_load_82" [viterbi.c:54]   --->   Operation 578 'bitcast' 'bitcast_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 579 [5/5] (2.89ns)   --->   "%p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19" [viterbi.c:54]   --->   Operation 579 'dadd' 'p_3_18' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln54_20 = bitcast i64 %transition_load_83" [viterbi.c:54]   --->   Operation 580 'bitcast' 'bitcast_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 581 [5/5] (2.89ns)   --->   "%p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 581 'dadd' 'p_3_19' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 582 [1/2] (1.64ns)   --->   "%transition_load_84 = load i12 %transition_addr_84" [viterbi.c:54]   --->   Operation 582 'load' 'transition_load_84' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 583 [1/2] (1.64ns)   --->   "%transition_load_85 = load i12 %transition_addr_85" [viterbi.c:54]   --->   Operation 583 'load' 'transition_load_85' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 584 [1/2] (2.98ns)   --->   "%llike_load_86 = load i14 %llike_addr_87" [viterbi.c:54]   --->   Operation 584 'load' 'llike_load_86' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i10 %zext_ln54_7_cast" [viterbi.c:54]   --->   Operation 585 'sext' 'sext_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln54_106 = zext i11 %sext_ln54_1" [viterbi.c:54]   --->   Operation 586 'zext' 'zext_ln54_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 587 [1/1] (0.00ns)   --->   "%transition_addr_86 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_106" [viterbi.c:54]   --->   Operation 587 'getelementptr' 'transition_addr_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 588 [2/2] (1.64ns)   --->   "%transition_load_86 = load i12 %transition_addr_86" [viterbi.c:54]   --->   Operation 588 'load' 'transition_load_86' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 589 [1/2] (2.98ns)   --->   "%llike_load_87 = load i14 %llike_addr_88" [viterbi.c:54]   --->   Operation 589 'load' 'llike_load_87' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i10 %add_ln54_6" [viterbi.c:54]   --->   Operation 590 'sext' 'sext_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln54_107 = zext i11 %sext_ln54_2" [viterbi.c:54]   --->   Operation 591 'zext' 'zext_ln54_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 592 [1/1] (0.00ns)   --->   "%transition_addr_87 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_107" [viterbi.c:54]   --->   Operation 592 'getelementptr' 'transition_addr_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 593 [2/2] (1.64ns)   --->   "%transition_load_87 = load i12 %transition_addr_87" [viterbi.c:54]   --->   Operation 593 'load' 'transition_load_87' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 594 [2/2] (2.98ns)   --->   "%llike_load_88 = load i14 %llike_addr_89" [viterbi.c:54]   --->   Operation 594 'load' 'llike_load_88' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 595 [2/2] (2.98ns)   --->   "%llike_load_89 = load i14 %llike_addr_90" [viterbi.c:54]   --->   Operation 595 'load' 'llike_load_89' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%or_ln54_27 = or i14 %tmp_s, i14 28" [viterbi.c:54]   --->   Operation 596 'or' 'or_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln54_65 = zext i14 %or_ln54_27" [viterbi.c:54]   --->   Operation 597 'zext' 'zext_ln54_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%llike_addr_91 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_65" [viterbi.c:54]   --->   Operation 598 'getelementptr' 'llike_addr_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln54_28 = or i14 %tmp_s, i14 29" [viterbi.c:54]   --->   Operation 599 'or' 'or_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln54_66 = zext i14 %or_ln54_28" [viterbi.c:54]   --->   Operation 600 'zext' 'zext_ln54_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 601 [1/1] (0.00ns)   --->   "%llike_addr_92 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_66" [viterbi.c:54]   --->   Operation 601 'getelementptr' 'llike_addr_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 602 [2/2] (2.01ns)   --->   "%tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln55_2" [viterbi.c:55]   --->   Operation 602 'dcmp' 'tmp_202' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [1/5] (2.89ns)   --->   "%p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13" [viterbi.c:54]   --->   Operation 603 'dadd' 'p_3_12' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 604 [1/5] (2.89ns)   --->   "%p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 604 'dadd' 'p_3_13' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 605 [2/5] (2.89ns)   --->   "%p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15" [viterbi.c:54]   --->   Operation 605 'dadd' 'p_3_14' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 606 [2/5] (2.89ns)   --->   "%p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16" [viterbi.c:54]   --->   Operation 606 'dadd' 'p_3_15' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 607 [3/5] (2.89ns)   --->   "%p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 607 'dadd' 'p_3_16' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 608 [3/5] (2.89ns)   --->   "%p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18" [viterbi.c:54]   --->   Operation 608 'dadd' 'p_3_17' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 609 [4/5] (2.89ns)   --->   "%p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19" [viterbi.c:54]   --->   Operation 609 'dadd' 'p_3_18' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 610 [4/5] (2.89ns)   --->   "%p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 610 'dadd' 'p_3_19' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln54_21 = bitcast i64 %transition_load_84" [viterbi.c:54]   --->   Operation 611 'bitcast' 'bitcast_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 612 [5/5] (2.89ns)   --->   "%p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21" [viterbi.c:54]   --->   Operation 612 'dadd' 'p_3_20' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%bitcast_ln54_22 = bitcast i64 %transition_load_85" [viterbi.c:54]   --->   Operation 613 'bitcast' 'bitcast_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 614 [5/5] (2.89ns)   --->   "%p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22" [viterbi.c:54]   --->   Operation 614 'dadd' 'p_3_21' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 615 [1/2] (1.64ns)   --->   "%transition_load_86 = load i12 %transition_addr_86" [viterbi.c:54]   --->   Operation 615 'load' 'transition_load_86' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 616 [1/2] (1.64ns)   --->   "%transition_load_87 = load i12 %transition_addr_87" [viterbi.c:54]   --->   Operation 616 'load' 'transition_load_87' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 617 [1/2] (2.98ns)   --->   "%llike_load_88 = load i14 %llike_addr_89" [viterbi.c:54]   --->   Operation 617 'load' 'llike_load_88' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i10 %add_ln54_7" [viterbi.c:54]   --->   Operation 618 'sext' 'sext_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln54_108 = zext i11 %sext_ln54_3" [viterbi.c:54]   --->   Operation 619 'zext' 'zext_ln54_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%transition_addr_88 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_108" [viterbi.c:54]   --->   Operation 620 'getelementptr' 'transition_addr_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 621 [2/2] (1.64ns)   --->   "%transition_load_88 = load i12 %transition_addr_88" [viterbi.c:54]   --->   Operation 621 'load' 'transition_load_88' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 622 [1/2] (2.98ns)   --->   "%llike_load_89 = load i14 %llike_addr_90" [viterbi.c:54]   --->   Operation 622 'load' 'llike_load_89' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i10 %add_ln54_8" [viterbi.c:54]   --->   Operation 623 'sext' 'sext_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln54_109 = zext i11 %sext_ln54_4" [viterbi.c:54]   --->   Operation 624 'zext' 'zext_ln54_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%transition_addr_89 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_109" [viterbi.c:54]   --->   Operation 625 'getelementptr' 'transition_addr_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 626 [2/2] (1.64ns)   --->   "%transition_load_89 = load i12 %transition_addr_89" [viterbi.c:54]   --->   Operation 626 'load' 'transition_load_89' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 627 [2/2] (2.98ns)   --->   "%llike_load_90 = load i14 %llike_addr_91" [viterbi.c:54]   --->   Operation 627 'load' 'llike_load_90' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 628 [2/2] (2.98ns)   --->   "%llike_load_91 = load i14 %llike_addr_92" [viterbi.c:54]   --->   Operation 628 'load' 'llike_load_91' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln54_29 = or i14 %tmp_s, i14 30" [viterbi.c:54]   --->   Operation 629 'or' 'or_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln54_67 = zext i14 %or_ln54_29" [viterbi.c:54]   --->   Operation 630 'zext' 'zext_ln54_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 631 [1/1] (0.00ns)   --->   "%llike_addr_93 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_67" [viterbi.c:54]   --->   Operation 631 'getelementptr' 'llike_addr_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 632 [1/1] (0.00ns)   --->   "%or_ln54_30 = or i14 %tmp_s, i14 31" [viterbi.c:54]   --->   Operation 632 'or' 'or_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln54_68 = zext i14 %or_ln54_30" [viterbi.c:54]   --->   Operation 633 'zext' 'zext_ln54_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 634 [1/1] (0.00ns)   --->   "%llike_addr_94 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_68" [viterbi.c:54]   --->   Operation 634 'getelementptr' 'llike_addr_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i8 %reuse_select" [viterbi.c:52]   --->   Operation 635 'zext' 'zext_ln52_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 636 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i64 %p_3_3" [viterbi.c:55]   --->   Operation 636 'bitcast' 'bitcast_ln55_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_6, i32 52, i32 62" [viterbi.c:55]   --->   Operation 637 'partselect' 'tmp_200' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = trunc i64 %bitcast_ln55_6" [viterbi.c:55]   --->   Operation 638 'trunc' 'trunc_ln55_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i64 %select_ln55_2" [viterbi.c:55]   --->   Operation 639 'bitcast' 'bitcast_ln55_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_7, i32 52, i32 62" [viterbi.c:55]   --->   Operation 640 'partselect' 'tmp_201' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = trunc i64 %bitcast_ln55_7" [viterbi.c:55]   --->   Operation 641 'trunc' 'trunc_ln55_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 642 [1/1] (0.61ns)   --->   "%icmp_ln55_12 = icmp_ne  i11 %tmp_200, i11 2047" [viterbi.c:55]   --->   Operation 642 'icmp' 'icmp_ln55_12' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 643 [1/1] (0.98ns)   --->   "%icmp_ln55_13 = icmp_eq  i52 %trunc_ln55_6, i52 0" [viterbi.c:55]   --->   Operation 643 'icmp' 'icmp_ln55_13' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_7)   --->   "%or_ln55_37 = or i1 %icmp_ln55_13, i1 %icmp_ln55_12" [viterbi.c:55]   --->   Operation 644 'or' 'or_ln55_37' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [1/1] (0.61ns)   --->   "%icmp_ln55_14 = icmp_ne  i11 %tmp_201, i11 2047" [viterbi.c:55]   --->   Operation 645 'icmp' 'icmp_ln55_14' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 646 [1/1] (0.98ns)   --->   "%icmp_ln55_15 = icmp_eq  i52 %trunc_ln55_7, i52 0" [viterbi.c:55]   --->   Operation 646 'icmp' 'icmp_ln55_15' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_7)   --->   "%or_ln55_38 = or i1 %icmp_ln55_15, i1 %icmp_ln55_14" [viterbi.c:55]   --->   Operation 647 'or' 'or_ln55_38' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_7)   --->   "%and_ln55_6 = and i1 %or_ln55_37, i1 %or_ln55_38" [viterbi.c:55]   --->   Operation 648 'and' 'and_ln55_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 649 [1/2] (2.01ns)   --->   "%tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln55_2" [viterbi.c:55]   --->   Operation 649 'dcmp' 'tmp_202' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 650 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_7 = and i1 %and_ln55_6, i1 %tmp_202" [viterbi.c:55]   --->   Operation 650 'and' 'and_ln55_7' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 651 [1/1] (0.41ns)   --->   "%select_ln55_5 = select i1 %and_ln55_7, i64 %p_3_3, i64 %select_ln55_2" [viterbi.c:55]   --->   Operation 651 'select' 'select_ln55_5' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 652 [1/5] (2.89ns)   --->   "%p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15" [viterbi.c:54]   --->   Operation 652 'dadd' 'p_3_14' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/5] (2.89ns)   --->   "%p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16" [viterbi.c:54]   --->   Operation 653 'dadd' 'p_3_15' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 654 [2/5] (2.89ns)   --->   "%p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 654 'dadd' 'p_3_16' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 655 [2/5] (2.89ns)   --->   "%p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18" [viterbi.c:54]   --->   Operation 655 'dadd' 'p_3_17' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 656 [3/5] (2.89ns)   --->   "%p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19" [viterbi.c:54]   --->   Operation 656 'dadd' 'p_3_18' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 657 [3/5] (2.89ns)   --->   "%p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 657 'dadd' 'p_3_19' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 658 [4/5] (2.89ns)   --->   "%p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21" [viterbi.c:54]   --->   Operation 658 'dadd' 'p_3_20' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 659 [4/5] (2.89ns)   --->   "%p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22" [viterbi.c:54]   --->   Operation 659 'dadd' 'p_3_21' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 660 [1/1] (0.00ns)   --->   "%bitcast_ln54_23 = bitcast i64 %transition_load_86" [viterbi.c:54]   --->   Operation 660 'bitcast' 'bitcast_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 661 [5/5] (2.89ns)   --->   "%p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 661 'dadd' 'p_3_22' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln54_24 = bitcast i64 %transition_load_87" [viterbi.c:54]   --->   Operation 662 'bitcast' 'bitcast_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 663 [5/5] (2.89ns)   --->   "%p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24" [viterbi.c:54]   --->   Operation 663 'dadd' 'p_3_23' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 664 [1/2] (1.64ns)   --->   "%transition_load_88 = load i12 %transition_addr_88" [viterbi.c:54]   --->   Operation 664 'load' 'transition_load_88' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 665 [1/2] (1.64ns)   --->   "%transition_load_89 = load i12 %transition_addr_89" [viterbi.c:54]   --->   Operation 665 'load' 'transition_load_89' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 666 [1/2] (2.98ns)   --->   "%llike_load_90 = load i14 %llike_addr_91" [viterbi.c:54]   --->   Operation 666 'load' 'llike_load_90' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln54_5 = sext i9 %zext_ln54_3_cast" [viterbi.c:54]   --->   Operation 667 'sext' 'sext_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln54_110 = zext i11 %sext_ln54_5" [viterbi.c:54]   --->   Operation 668 'zext' 'zext_ln54_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 669 [1/1] (0.00ns)   --->   "%transition_addr_90 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_110" [viterbi.c:54]   --->   Operation 669 'getelementptr' 'transition_addr_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 670 [2/2] (1.64ns)   --->   "%transition_load_90 = load i12 %transition_addr_90" [viterbi.c:54]   --->   Operation 670 'load' 'transition_load_90' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 671 [1/2] (2.98ns)   --->   "%llike_load_91 = load i14 %llike_addr_92" [viterbi.c:54]   --->   Operation 671 'load' 'llike_load_91' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 672 [1/1] (0.74ns)   --->   "%add_ln54_18 = add i12 %zext_ln52_2, i12 1856" [viterbi.c:54]   --->   Operation 672 'add' 'add_ln54_18' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln54_28 = zext i12 %add_ln54_18" [viterbi.c:54]   --->   Operation 673 'zext' 'zext_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%transition_addr_91 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_28" [viterbi.c:54]   --->   Operation 674 'getelementptr' 'transition_addr_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 675 [2/2] (1.64ns)   --->   "%transition_load_91 = load i12 %transition_addr_91" [viterbi.c:54]   --->   Operation 675 'load' 'transition_load_91' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 676 [2/2] (2.98ns)   --->   "%llike_load_92 = load i14 %llike_addr_93" [viterbi.c:54]   --->   Operation 676 'load' 'llike_load_92' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 677 [2/2] (2.98ns)   --->   "%llike_load_93 = load i14 %llike_addr_94" [viterbi.c:54]   --->   Operation 677 'load' 'llike_load_93' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 678 [1/1] (0.00ns)   --->   "%or_ln54_31 = or i14 %tmp_s, i14 32" [viterbi.c:54]   --->   Operation 678 'or' 'or_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln54_69 = zext i14 %or_ln54_31" [viterbi.c:54]   --->   Operation 679 'zext' 'zext_ln54_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 680 [1/1] (0.00ns)   --->   "%llike_addr_95 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_69" [viterbi.c:54]   --->   Operation 680 'getelementptr' 'llike_addr_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 681 [1/1] (0.00ns)   --->   "%or_ln54_32 = or i14 %tmp_s, i14 33" [viterbi.c:54]   --->   Operation 681 'or' 'or_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln54_70 = zext i14 %or_ln54_32" [viterbi.c:54]   --->   Operation 682 'zext' 'zext_ln54_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 683 [1/1] (0.00ns)   --->   "%llike_addr_96 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_70" [viterbi.c:54]   --->   Operation 683 'getelementptr' 'llike_addr_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 684 [2/2] (2.01ns)   --->   "%tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln55_5" [viterbi.c:55]   --->   Operation 684 'dcmp' 'tmp_205' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 685 [1/5] (2.89ns)   --->   "%p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 685 'dadd' 'p_3_16' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 686 [1/5] (2.89ns)   --->   "%p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18" [viterbi.c:54]   --->   Operation 686 'dadd' 'p_3_17' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 687 [2/5] (2.89ns)   --->   "%p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19" [viterbi.c:54]   --->   Operation 687 'dadd' 'p_3_18' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 688 [2/5] (2.89ns)   --->   "%p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 688 'dadd' 'p_3_19' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 689 [3/5] (2.89ns)   --->   "%p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21" [viterbi.c:54]   --->   Operation 689 'dadd' 'p_3_20' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [3/5] (2.89ns)   --->   "%p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22" [viterbi.c:54]   --->   Operation 690 'dadd' 'p_3_21' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 691 [4/5] (2.89ns)   --->   "%p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 691 'dadd' 'p_3_22' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 692 [4/5] (2.89ns)   --->   "%p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24" [viterbi.c:54]   --->   Operation 692 'dadd' 'p_3_23' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln54_25 = bitcast i64 %transition_load_88" [viterbi.c:54]   --->   Operation 693 'bitcast' 'bitcast_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 694 [5/5] (2.89ns)   --->   "%p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25" [viterbi.c:54]   --->   Operation 694 'dadd' 'p_3_24' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln54_26 = bitcast i64 %transition_load_89" [viterbi.c:54]   --->   Operation 695 'bitcast' 'bitcast_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 696 [5/5] (2.89ns)   --->   "%p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 696 'dadd' 'p_3_25' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 697 [1/2] (1.64ns)   --->   "%transition_load_90 = load i12 %transition_addr_90" [viterbi.c:54]   --->   Operation 697 'load' 'transition_load_90' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 698 [1/2] (1.64ns)   --->   "%transition_load_91 = load i12 %transition_addr_91" [viterbi.c:54]   --->   Operation 698 'load' 'transition_load_91' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 699 [1/2] (2.98ns)   --->   "%llike_load_92 = load i14 %llike_addr_93" [viterbi.c:54]   --->   Operation 699 'load' 'llike_load_92' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 700 [1/1] (0.74ns)   --->   "%add_ln54_19 = add i12 %zext_ln52_2, i12 1920" [viterbi.c:54]   --->   Operation 700 'add' 'add_ln54_19' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln54_29 = zext i12 %add_ln54_19" [viterbi.c:54]   --->   Operation 701 'zext' 'zext_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%transition_addr_92 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_29" [viterbi.c:54]   --->   Operation 702 'getelementptr' 'transition_addr_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 703 [2/2] (1.64ns)   --->   "%transition_load_92 = load i12 %transition_addr_92" [viterbi.c:54]   --->   Operation 703 'load' 'transition_load_92' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 704 [1/2] (2.98ns)   --->   "%llike_load_93 = load i14 %llike_addr_94" [viterbi.c:54]   --->   Operation 704 'load' 'llike_load_93' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 705 [1/1] (0.74ns)   --->   "%add_ln54_20 = add i12 %zext_ln52_2, i12 1984" [viterbi.c:54]   --->   Operation 705 'add' 'add_ln54_20' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln54_30 = zext i12 %add_ln54_20" [viterbi.c:54]   --->   Operation 706 'zext' 'zext_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 707 [1/1] (0.00ns)   --->   "%transition_addr_93 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_30" [viterbi.c:54]   --->   Operation 707 'getelementptr' 'transition_addr_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 708 [2/2] (1.64ns)   --->   "%transition_load_93 = load i12 %transition_addr_93" [viterbi.c:54]   --->   Operation 708 'load' 'transition_load_93' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 709 [2/2] (2.98ns)   --->   "%llike_load_94 = load i14 %llike_addr_95" [viterbi.c:54]   --->   Operation 709 'load' 'llike_load_94' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 710 [2/2] (2.98ns)   --->   "%llike_load_95 = load i14 %llike_addr_96" [viterbi.c:54]   --->   Operation 710 'load' 'llike_load_95' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 19 <SV = 18> <Delay = 2.98>
ST_19 : Operation 711 [1/1] (0.00ns)   --->   "%or_ln54_33 = or i14 %tmp_s, i14 34" [viterbi.c:54]   --->   Operation 711 'or' 'or_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln54_71 = zext i14 %or_ln54_33" [viterbi.c:54]   --->   Operation 712 'zext' 'zext_ln54_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 713 [1/1] (0.00ns)   --->   "%llike_addr_97 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_71" [viterbi.c:54]   --->   Operation 713 'getelementptr' 'llike_addr_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 714 [1/1] (0.00ns)   --->   "%or_ln54_34 = or i14 %tmp_s, i14 35" [viterbi.c:54]   --->   Operation 714 'or' 'or_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln54_72 = zext i14 %or_ln54_34" [viterbi.c:54]   --->   Operation 715 'zext' 'zext_ln54_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 716 [1/1] (0.00ns)   --->   "%llike_addr_98 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_72" [viterbi.c:54]   --->   Operation 716 'getelementptr' 'llike_addr_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%zext_ln54_23 = zext i2 %select_ln55_4" [viterbi.c:54]   --->   Operation 717 'zext' 'zext_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i64 %p_3_4" [viterbi.c:55]   --->   Operation 718 'bitcast' 'bitcast_ln55_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_8, i32 52, i32 62" [viterbi.c:55]   --->   Operation 719 'partselect' 'tmp_203' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = trunc i64 %bitcast_ln55_8" [viterbi.c:55]   --->   Operation 720 'trunc' 'trunc_ln55_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 721 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i64 %select_ln55_5" [viterbi.c:55]   --->   Operation 721 'bitcast' 'bitcast_ln55_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_9, i32 52, i32 62" [viterbi.c:55]   --->   Operation 722 'partselect' 'tmp_204' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = trunc i64 %bitcast_ln55_9" [viterbi.c:55]   --->   Operation 723 'trunc' 'trunc_ln55_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 724 [1/1] (0.61ns)   --->   "%icmp_ln55_16 = icmp_ne  i11 %tmp_203, i11 2047" [viterbi.c:55]   --->   Operation 724 'icmp' 'icmp_ln55_16' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 725 [1/1] (0.98ns)   --->   "%icmp_ln55_17 = icmp_eq  i52 %trunc_ln55_8, i52 0" [viterbi.c:55]   --->   Operation 725 'icmp' 'icmp_ln55_17' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%or_ln55_39 = or i1 %icmp_ln55_17, i1 %icmp_ln55_16" [viterbi.c:55]   --->   Operation 726 'or' 'or_ln55_39' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 727 [1/1] (0.61ns)   --->   "%icmp_ln55_18 = icmp_ne  i11 %tmp_204, i11 2047" [viterbi.c:55]   --->   Operation 727 'icmp' 'icmp_ln55_18' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [1/1] (0.98ns)   --->   "%icmp_ln55_19 = icmp_eq  i52 %trunc_ln55_9, i52 0" [viterbi.c:55]   --->   Operation 728 'icmp' 'icmp_ln55_19' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%or_ln55_40 = or i1 %icmp_ln55_19, i1 %icmp_ln55_18" [viterbi.c:55]   --->   Operation 729 'or' 'or_ln55_40' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%and_ln55_8 = and i1 %or_ln55_39, i1 %or_ln55_40" [viterbi.c:55]   --->   Operation 730 'and' 'and_ln55_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 731 [1/2] (2.01ns)   --->   "%tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln55_5" [viterbi.c:55]   --->   Operation 731 'dcmp' 'tmp_205' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 732 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_9 = and i1 %and_ln55_8, i1 %tmp_205" [viterbi.c:55]   --->   Operation 732 'and' 'and_ln55_9' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 733 [1/1] (0.41ns)   --->   "%select_ln55_6 = select i1 %and_ln55_9, i64 %p_3_4, i64 %select_ln55_5" [viterbi.c:55]   --->   Operation 733 'select' 'select_ln55_6' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%select_ln55_7 = select i1 %and_ln55_9, i3 5, i3 4" [viterbi.c:55]   --->   Operation 734 'select' 'select_ln55_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%or_ln55_1 = or i1 %and_ln55_9, i1 %and_ln55_7" [viterbi.c:55]   --->   Operation 735 'or' 'or_ln55_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 736 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_8 = select i1 %or_ln55_1, i3 %select_ln55_7, i3 %zext_ln54_23" [viterbi.c:55]   --->   Operation 736 'select' 'select_ln55_8' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 737 [1/5] (2.89ns)   --->   "%p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19" [viterbi.c:54]   --->   Operation 737 'dadd' 'p_3_18' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 738 [1/5] (2.89ns)   --->   "%p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 738 'dadd' 'p_3_19' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 739 [2/5] (2.89ns)   --->   "%p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21" [viterbi.c:54]   --->   Operation 739 'dadd' 'p_3_20' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 740 [2/5] (2.89ns)   --->   "%p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22" [viterbi.c:54]   --->   Operation 740 'dadd' 'p_3_21' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 741 [3/5] (2.89ns)   --->   "%p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 741 'dadd' 'p_3_22' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 742 [3/5] (2.89ns)   --->   "%p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24" [viterbi.c:54]   --->   Operation 742 'dadd' 'p_3_23' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 743 [4/5] (2.89ns)   --->   "%p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25" [viterbi.c:54]   --->   Operation 743 'dadd' 'p_3_24' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 744 [4/5] (2.89ns)   --->   "%p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 744 'dadd' 'p_3_25' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln54_27 = bitcast i64 %transition_load_90" [viterbi.c:54]   --->   Operation 745 'bitcast' 'bitcast_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 746 [5/5] (2.89ns)   --->   "%p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27" [viterbi.c:54]   --->   Operation 746 'dadd' 'p_3_26' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 747 [1/1] (0.00ns)   --->   "%bitcast_ln54_28 = bitcast i64 %transition_load_91" [viterbi.c:54]   --->   Operation 747 'bitcast' 'bitcast_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 748 [5/5] (2.89ns)   --->   "%p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28" [viterbi.c:54]   --->   Operation 748 'dadd' 'p_3_27' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 749 [1/2] (1.64ns)   --->   "%transition_load_92 = load i12 %transition_addr_92" [viterbi.c:54]   --->   Operation 749 'load' 'transition_load_92' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 750 [1/2] (1.64ns)   --->   "%transition_load_93 = load i12 %transition_addr_93" [viterbi.c:54]   --->   Operation 750 'load' 'transition_load_93' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 751 [1/2] (2.98ns)   --->   "%llike_load_94 = load i14 %llike_addr_95" [viterbi.c:54]   --->   Operation 751 'load' 'llike_load_94' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln54_31_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 8, i8 %reuse_select" [viterbi.c:54]   --->   Operation 752 'bitconcatenate' 'zext_ln54_31_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln54_111 = zext i12 %zext_ln54_31_cast" [viterbi.c:54]   --->   Operation 753 'zext' 'zext_ln54_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 754 [1/1] (0.00ns)   --->   "%transition_addr_94 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_111" [viterbi.c:54]   --->   Operation 754 'getelementptr' 'transition_addr_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 755 [2/2] (1.64ns)   --->   "%transition_load_94 = load i12 %transition_addr_94" [viterbi.c:54]   --->   Operation 755 'load' 'transition_load_94' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 756 [1/2] (2.98ns)   --->   "%llike_load_95 = load i14 %llike_addr_96" [viterbi.c:54]   --->   Operation 756 'load' 'llike_load_95' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 757 [1/1] (0.74ns)   --->   "%add_ln54_21 = add i12 %zext_ln52_2, i12 2112" [viterbi.c:54]   --->   Operation 757 'add' 'add_ln54_21' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln54_32 = zext i12 %add_ln54_21" [viterbi.c:54]   --->   Operation 758 'zext' 'zext_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 759 [1/1] (0.00ns)   --->   "%transition_addr_95 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_32" [viterbi.c:54]   --->   Operation 759 'getelementptr' 'transition_addr_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 760 [2/2] (1.64ns)   --->   "%transition_load_95 = load i12 %transition_addr_95" [viterbi.c:54]   --->   Operation 760 'load' 'transition_load_95' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 761 [2/2] (2.98ns)   --->   "%llike_load_96 = load i14 %llike_addr_97" [viterbi.c:54]   --->   Operation 761 'load' 'llike_load_96' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 762 [2/2] (2.98ns)   --->   "%llike_load_97 = load i14 %llike_addr_98" [viterbi.c:54]   --->   Operation 762 'load' 'llike_load_97' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 20 <SV = 19> <Delay = 2.98>
ST_20 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln54_35 = or i14 %tmp_s, i14 36" [viterbi.c:54]   --->   Operation 763 'or' 'or_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln54_73 = zext i14 %or_ln54_35" [viterbi.c:54]   --->   Operation 764 'zext' 'zext_ln54_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%llike_addr_99 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_73" [viterbi.c:54]   --->   Operation 765 'getelementptr' 'llike_addr_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (0.00ns)   --->   "%or_ln54_36 = or i14 %tmp_s, i14 37" [viterbi.c:54]   --->   Operation 766 'or' 'or_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln54_74 = zext i14 %or_ln54_36" [viterbi.c:54]   --->   Operation 767 'zext' 'zext_ln54_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "%llike_addr_100 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_74" [viterbi.c:54]   --->   Operation 768 'getelementptr' 'llike_addr_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 769 [2/2] (2.01ns)   --->   "%tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln55_6" [viterbi.c:55]   --->   Operation 769 'dcmp' 'tmp_208' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 770 [1/5] (2.89ns)   --->   "%p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21" [viterbi.c:54]   --->   Operation 770 'dadd' 'p_3_20' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 771 [1/5] (2.89ns)   --->   "%p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22" [viterbi.c:54]   --->   Operation 771 'dadd' 'p_3_21' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 772 [2/5] (2.89ns)   --->   "%p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 772 'dadd' 'p_3_22' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 773 [2/5] (2.89ns)   --->   "%p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24" [viterbi.c:54]   --->   Operation 773 'dadd' 'p_3_23' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 774 [3/5] (2.89ns)   --->   "%p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25" [viterbi.c:54]   --->   Operation 774 'dadd' 'p_3_24' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 775 [3/5] (2.89ns)   --->   "%p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 775 'dadd' 'p_3_25' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 776 [4/5] (2.89ns)   --->   "%p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27" [viterbi.c:54]   --->   Operation 776 'dadd' 'p_3_26' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 777 [4/5] (2.89ns)   --->   "%p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28" [viterbi.c:54]   --->   Operation 777 'dadd' 'p_3_27' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 778 [1/1] (0.00ns)   --->   "%bitcast_ln54_29 = bitcast i64 %transition_load_92" [viterbi.c:54]   --->   Operation 778 'bitcast' 'bitcast_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 779 [5/5] (2.89ns)   --->   "%p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 779 'dadd' 'p_3_28' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 780 [1/1] (0.00ns)   --->   "%bitcast_ln54_30 = bitcast i64 %transition_load_93" [viterbi.c:54]   --->   Operation 780 'bitcast' 'bitcast_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 781 [5/5] (2.89ns)   --->   "%p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30" [viterbi.c:54]   --->   Operation 781 'dadd' 'p_3_29' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 782 [1/2] (1.64ns)   --->   "%transition_load_94 = load i12 %transition_addr_94" [viterbi.c:54]   --->   Operation 782 'load' 'transition_load_94' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 783 [1/2] (1.64ns)   --->   "%transition_load_95 = load i12 %transition_addr_95" [viterbi.c:54]   --->   Operation 783 'load' 'transition_load_95' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 784 [1/2] (2.98ns)   --->   "%llike_load_96 = load i14 %llike_addr_97" [viterbi.c:54]   --->   Operation 784 'load' 'llike_load_96' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 785 [1/1] (0.74ns)   --->   "%add_ln54_22 = add i12 %zext_ln52_2, i12 2176" [viterbi.c:54]   --->   Operation 785 'add' 'add_ln54_22' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln54_33 = zext i12 %add_ln54_22" [viterbi.c:54]   --->   Operation 786 'zext' 'zext_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 787 [1/1] (0.00ns)   --->   "%transition_addr_96 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_33" [viterbi.c:54]   --->   Operation 787 'getelementptr' 'transition_addr_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 788 [2/2] (1.64ns)   --->   "%transition_load_96 = load i12 %transition_addr_96" [viterbi.c:54]   --->   Operation 788 'load' 'transition_load_96' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 789 [1/2] (2.98ns)   --->   "%llike_load_97 = load i14 %llike_addr_98" [viterbi.c:54]   --->   Operation 789 'load' 'llike_load_97' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 790 [1/1] (0.74ns)   --->   "%add_ln54_23 = add i12 %zext_ln52_2, i12 2240" [viterbi.c:54]   --->   Operation 790 'add' 'add_ln54_23' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln54_34 = zext i12 %add_ln54_23" [viterbi.c:54]   --->   Operation 791 'zext' 'zext_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%transition_addr_97 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_34" [viterbi.c:54]   --->   Operation 792 'getelementptr' 'transition_addr_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 793 [2/2] (1.64ns)   --->   "%transition_load_97 = load i12 %transition_addr_97" [viterbi.c:54]   --->   Operation 793 'load' 'transition_load_97' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 794 [2/2] (2.98ns)   --->   "%llike_load_98 = load i14 %llike_addr_99" [viterbi.c:54]   --->   Operation 794 'load' 'llike_load_98' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 795 [2/2] (2.98ns)   --->   "%llike_load_99 = load i14 %llike_addr_100" [viterbi.c:54]   --->   Operation 795 'load' 'llike_load_99' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 21 <SV = 20> <Delay = 2.98>
ST_21 : Operation 796 [1/1] (0.00ns)   --->   "%or_ln54_37 = or i14 %tmp_s, i14 38" [viterbi.c:54]   --->   Operation 796 'or' 'or_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln54_75 = zext i14 %or_ln54_37" [viterbi.c:54]   --->   Operation 797 'zext' 'zext_ln54_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 798 [1/1] (0.00ns)   --->   "%llike_addr_101 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_75" [viterbi.c:54]   --->   Operation 798 'getelementptr' 'llike_addr_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 799 [1/1] (0.00ns)   --->   "%or_ln54_38 = or i14 %tmp_s, i14 39" [viterbi.c:54]   --->   Operation 799 'or' 'or_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln54_76 = zext i14 %or_ln54_38" [viterbi.c:54]   --->   Operation 800 'zext' 'zext_ln54_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 801 [1/1] (0.00ns)   --->   "%llike_addr_102 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_76" [viterbi.c:54]   --->   Operation 801 'getelementptr' 'llike_addr_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 802 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i64 %p_3_5" [viterbi.c:55]   --->   Operation 802 'bitcast' 'bitcast_ln55_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_10, i32 52, i32 62" [viterbi.c:55]   --->   Operation 803 'partselect' 'tmp_206' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = trunc i64 %bitcast_ln55_10" [viterbi.c:55]   --->   Operation 804 'trunc' 'trunc_ln55_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 805 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i64 %select_ln55_6" [viterbi.c:55]   --->   Operation 805 'bitcast' 'bitcast_ln55_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_11, i32 52, i32 62" [viterbi.c:55]   --->   Operation 806 'partselect' 'tmp_207' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln55_11 = trunc i64 %bitcast_ln55_11" [viterbi.c:55]   --->   Operation 807 'trunc' 'trunc_ln55_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 808 [1/1] (0.61ns)   --->   "%icmp_ln55_20 = icmp_ne  i11 %tmp_206, i11 2047" [viterbi.c:55]   --->   Operation 808 'icmp' 'icmp_ln55_20' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 809 [1/1] (0.98ns)   --->   "%icmp_ln55_21 = icmp_eq  i52 %trunc_ln55_10, i52 0" [viterbi.c:55]   --->   Operation 809 'icmp' 'icmp_ln55_21' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_11)   --->   "%or_ln55_41 = or i1 %icmp_ln55_21, i1 %icmp_ln55_20" [viterbi.c:55]   --->   Operation 810 'or' 'or_ln55_41' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 811 [1/1] (0.61ns)   --->   "%icmp_ln55_22 = icmp_ne  i11 %tmp_207, i11 2047" [viterbi.c:55]   --->   Operation 811 'icmp' 'icmp_ln55_22' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 812 [1/1] (0.98ns)   --->   "%icmp_ln55_23 = icmp_eq  i52 %trunc_ln55_11, i52 0" [viterbi.c:55]   --->   Operation 812 'icmp' 'icmp_ln55_23' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_11)   --->   "%or_ln55_42 = or i1 %icmp_ln55_23, i1 %icmp_ln55_22" [viterbi.c:55]   --->   Operation 813 'or' 'or_ln55_42' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_11)   --->   "%and_ln55_10 = and i1 %or_ln55_41, i1 %or_ln55_42" [viterbi.c:55]   --->   Operation 814 'and' 'and_ln55_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 815 [1/2] (2.01ns)   --->   "%tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln55_6" [viterbi.c:55]   --->   Operation 815 'dcmp' 'tmp_208' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 816 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_11 = and i1 %and_ln55_10, i1 %tmp_208" [viterbi.c:55]   --->   Operation 816 'and' 'and_ln55_11' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 817 [1/1] (0.41ns)   --->   "%select_ln55_9 = select i1 %and_ln55_11, i64 %p_3_5, i64 %select_ln55_6" [viterbi.c:55]   --->   Operation 817 'select' 'select_ln55_9' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 818 [1/5] (2.89ns)   --->   "%p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 818 'dadd' 'p_3_22' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 819 [1/5] (2.89ns)   --->   "%p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24" [viterbi.c:54]   --->   Operation 819 'dadd' 'p_3_23' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 820 [2/5] (2.89ns)   --->   "%p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25" [viterbi.c:54]   --->   Operation 820 'dadd' 'p_3_24' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 821 [2/5] (2.89ns)   --->   "%p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 821 'dadd' 'p_3_25' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 822 [3/5] (2.89ns)   --->   "%p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27" [viterbi.c:54]   --->   Operation 822 'dadd' 'p_3_26' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 823 [3/5] (2.89ns)   --->   "%p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28" [viterbi.c:54]   --->   Operation 823 'dadd' 'p_3_27' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 824 [4/5] (2.89ns)   --->   "%p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 824 'dadd' 'p_3_28' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 825 [4/5] (2.89ns)   --->   "%p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30" [viterbi.c:54]   --->   Operation 825 'dadd' 'p_3_29' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln54_31 = bitcast i64 %transition_load_94" [viterbi.c:54]   --->   Operation 826 'bitcast' 'bitcast_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 827 [5/5] (2.89ns)   --->   "%p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31" [viterbi.c:54]   --->   Operation 827 'dadd' 'p_3_30' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln54_32 = bitcast i64 %transition_load_95" [viterbi.c:54]   --->   Operation 828 'bitcast' 'bitcast_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 829 [5/5] (2.89ns)   --->   "%p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 829 'dadd' 'p_3_31' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 830 [1/2] (1.64ns)   --->   "%transition_load_96 = load i12 %transition_addr_96" [viterbi.c:54]   --->   Operation 830 'load' 'transition_load_96' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 831 [1/2] (1.64ns)   --->   "%transition_load_97 = load i12 %transition_addr_97" [viterbi.c:54]   --->   Operation 831 'load' 'transition_load_97' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 832 [1/2] (2.98ns)   --->   "%llike_load_98 = load i14 %llike_addr_99" [viterbi.c:54]   --->   Operation 832 'load' 'llike_load_98' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln54_35_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 9, i8 %reuse_select" [viterbi.c:54]   --->   Operation 833 'bitconcatenate' 'zext_ln54_35_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln54_112 = zext i12 %zext_ln54_35_cast" [viterbi.c:54]   --->   Operation 834 'zext' 'zext_ln54_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 835 [1/1] (0.00ns)   --->   "%transition_addr_98 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_112" [viterbi.c:54]   --->   Operation 835 'getelementptr' 'transition_addr_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 836 [2/2] (1.64ns)   --->   "%transition_load_98 = load i12 %transition_addr_98" [viterbi.c:54]   --->   Operation 836 'load' 'transition_load_98' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 837 [1/2] (2.98ns)   --->   "%llike_load_99 = load i14 %llike_addr_100" [viterbi.c:54]   --->   Operation 837 'load' 'llike_load_99' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 838 [1/1] (0.74ns)   --->   "%add_ln54_24 = add i12 %zext_ln52_2, i12 2368" [viterbi.c:54]   --->   Operation 838 'add' 'add_ln54_24' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln54_36 = zext i12 %add_ln54_24" [viterbi.c:54]   --->   Operation 839 'zext' 'zext_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 840 [1/1] (0.00ns)   --->   "%transition_addr_99 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_36" [viterbi.c:54]   --->   Operation 840 'getelementptr' 'transition_addr_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 841 [2/2] (1.64ns)   --->   "%transition_load_99 = load i12 %transition_addr_99" [viterbi.c:54]   --->   Operation 841 'load' 'transition_load_99' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 842 [2/2] (2.98ns)   --->   "%llike_load_100 = load i14 %llike_addr_101" [viterbi.c:54]   --->   Operation 842 'load' 'llike_load_100' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 843 [2/2] (2.98ns)   --->   "%llike_load_101 = load i14 %llike_addr_102" [viterbi.c:54]   --->   Operation 843 'load' 'llike_load_101' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 22 <SV = 21> <Delay = 2.98>
ST_22 : Operation 844 [1/1] (0.00ns)   --->   "%or_ln54_39 = or i14 %tmp_s, i14 40" [viterbi.c:54]   --->   Operation 844 'or' 'or_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln54_77 = zext i14 %or_ln54_39" [viterbi.c:54]   --->   Operation 845 'zext' 'zext_ln54_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 846 [1/1] (0.00ns)   --->   "%llike_addr_103 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_77" [viterbi.c:54]   --->   Operation 846 'getelementptr' 'llike_addr_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 847 [1/1] (0.00ns)   --->   "%or_ln54_40 = or i14 %tmp_s, i14 41" [viterbi.c:54]   --->   Operation 847 'or' 'or_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln54_78 = zext i14 %or_ln54_40" [viterbi.c:54]   --->   Operation 848 'zext' 'zext_ln54_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 849 [1/1] (0.00ns)   --->   "%llike_addr_104 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_78" [viterbi.c:54]   --->   Operation 849 'getelementptr' 'llike_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 850 [2/2] (2.01ns)   --->   "%tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln55_9" [viterbi.c:55]   --->   Operation 850 'dcmp' 'tmp_211' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 851 [1/5] (2.89ns)   --->   "%p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25" [viterbi.c:54]   --->   Operation 851 'dadd' 'p_3_24' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 852 [1/5] (2.89ns)   --->   "%p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 852 'dadd' 'p_3_25' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 853 [2/5] (2.89ns)   --->   "%p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27" [viterbi.c:54]   --->   Operation 853 'dadd' 'p_3_26' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 854 [2/5] (2.89ns)   --->   "%p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28" [viterbi.c:54]   --->   Operation 854 'dadd' 'p_3_27' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 855 [3/5] (2.89ns)   --->   "%p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 855 'dadd' 'p_3_28' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 856 [3/5] (2.89ns)   --->   "%p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30" [viterbi.c:54]   --->   Operation 856 'dadd' 'p_3_29' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 857 [4/5] (2.89ns)   --->   "%p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31" [viterbi.c:54]   --->   Operation 857 'dadd' 'p_3_30' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 858 [4/5] (2.89ns)   --->   "%p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 858 'dadd' 'p_3_31' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 859 [1/1] (0.00ns)   --->   "%bitcast_ln54_33 = bitcast i64 %transition_load_96" [viterbi.c:54]   --->   Operation 859 'bitcast' 'bitcast_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 860 [5/5] (2.89ns)   --->   "%p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33" [viterbi.c:54]   --->   Operation 860 'dadd' 'p_3_32' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 861 [1/1] (0.00ns)   --->   "%bitcast_ln54_34 = bitcast i64 %transition_load_97" [viterbi.c:54]   --->   Operation 861 'bitcast' 'bitcast_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 862 [5/5] (2.89ns)   --->   "%p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34" [viterbi.c:54]   --->   Operation 862 'dadd' 'p_3_33' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 863 [1/2] (1.64ns)   --->   "%transition_load_98 = load i12 %transition_addr_98" [viterbi.c:54]   --->   Operation 863 'load' 'transition_load_98' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 864 [1/2] (1.64ns)   --->   "%transition_load_99 = load i12 %transition_addr_99" [viterbi.c:54]   --->   Operation 864 'load' 'transition_load_99' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 865 [1/2] (2.98ns)   --->   "%llike_load_100 = load i14 %llike_addr_101" [viterbi.c:54]   --->   Operation 865 'load' 'llike_load_100' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 866 [1/1] (0.74ns)   --->   "%add_ln54_25 = add i12 %zext_ln52_2, i12 2432" [viterbi.c:54]   --->   Operation 866 'add' 'add_ln54_25' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln54_37 = zext i12 %add_ln54_25" [viterbi.c:54]   --->   Operation 867 'zext' 'zext_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 868 [1/1] (0.00ns)   --->   "%transition_addr_100 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_37" [viterbi.c:54]   --->   Operation 868 'getelementptr' 'transition_addr_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 869 [2/2] (1.64ns)   --->   "%transition_load_100 = load i12 %transition_addr_100" [viterbi.c:54]   --->   Operation 869 'load' 'transition_load_100' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 870 [1/2] (2.98ns)   --->   "%llike_load_101 = load i14 %llike_addr_102" [viterbi.c:54]   --->   Operation 870 'load' 'llike_load_101' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 871 [1/1] (0.74ns)   --->   "%add_ln54_26 = add i12 %zext_ln52_2, i12 2496" [viterbi.c:54]   --->   Operation 871 'add' 'add_ln54_26' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i12 %add_ln54_26" [viterbi.c:54]   --->   Operation 872 'zext' 'zext_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 873 [1/1] (0.00ns)   --->   "%transition_addr_101 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_38" [viterbi.c:54]   --->   Operation 873 'getelementptr' 'transition_addr_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 874 [2/2] (1.64ns)   --->   "%transition_load_101 = load i12 %transition_addr_101" [viterbi.c:54]   --->   Operation 874 'load' 'transition_load_101' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 875 [2/2] (2.98ns)   --->   "%llike_load_102 = load i14 %llike_addr_103" [viterbi.c:54]   --->   Operation 875 'load' 'llike_load_102' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 876 [2/2] (2.98ns)   --->   "%llike_load_103 = load i14 %llike_addr_104" [viterbi.c:54]   --->   Operation 876 'load' 'llike_load_103' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 23 <SV = 22> <Delay = 2.98>
ST_23 : Operation 877 [1/1] (0.00ns)   --->   "%or_ln54_41 = or i14 %tmp_s, i14 42" [viterbi.c:54]   --->   Operation 877 'or' 'or_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln54_79 = zext i14 %or_ln54_41" [viterbi.c:54]   --->   Operation 878 'zext' 'zext_ln54_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 879 [1/1] (0.00ns)   --->   "%llike_addr_105 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_79" [viterbi.c:54]   --->   Operation 879 'getelementptr' 'llike_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 880 [1/1] (0.00ns)   --->   "%or_ln54_42 = or i14 %tmp_s, i14 43" [viterbi.c:54]   --->   Operation 880 'or' 'or_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln54_80 = zext i14 %or_ln54_42" [viterbi.c:54]   --->   Operation 881 'zext' 'zext_ln54_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 882 [1/1] (0.00ns)   --->   "%llike_addr_106 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_80" [viterbi.c:54]   --->   Operation 882 'getelementptr' 'llike_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 883 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i64 %p_3_6" [viterbi.c:55]   --->   Operation 883 'bitcast' 'bitcast_ln55_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_12, i32 52, i32 62" [viterbi.c:55]   --->   Operation 884 'partselect' 'tmp_209' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = trunc i64 %bitcast_ln55_12" [viterbi.c:55]   --->   Operation 885 'trunc' 'trunc_ln55_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i64 %select_ln55_9" [viterbi.c:55]   --->   Operation 886 'bitcast' 'bitcast_ln55_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_13, i32 52, i32 62" [viterbi.c:55]   --->   Operation 887 'partselect' 'tmp_210' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln55_13 = trunc i64 %bitcast_ln55_13" [viterbi.c:55]   --->   Operation 888 'trunc' 'trunc_ln55_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 889 [1/1] (0.61ns)   --->   "%icmp_ln55_24 = icmp_ne  i11 %tmp_209, i11 2047" [viterbi.c:55]   --->   Operation 889 'icmp' 'icmp_ln55_24' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 890 [1/1] (0.98ns)   --->   "%icmp_ln55_25 = icmp_eq  i52 %trunc_ln55_12, i52 0" [viterbi.c:55]   --->   Operation 890 'icmp' 'icmp_ln55_25' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_13)   --->   "%or_ln55_43 = or i1 %icmp_ln55_25, i1 %icmp_ln55_24" [viterbi.c:55]   --->   Operation 891 'or' 'or_ln55_43' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 892 [1/1] (0.61ns)   --->   "%icmp_ln55_26 = icmp_ne  i11 %tmp_210, i11 2047" [viterbi.c:55]   --->   Operation 892 'icmp' 'icmp_ln55_26' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 893 [1/1] (0.98ns)   --->   "%icmp_ln55_27 = icmp_eq  i52 %trunc_ln55_13, i52 0" [viterbi.c:55]   --->   Operation 893 'icmp' 'icmp_ln55_27' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_13)   --->   "%or_ln55_44 = or i1 %icmp_ln55_27, i1 %icmp_ln55_26" [viterbi.c:55]   --->   Operation 894 'or' 'or_ln55_44' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_13)   --->   "%and_ln55_12 = and i1 %or_ln55_43, i1 %or_ln55_44" [viterbi.c:55]   --->   Operation 895 'and' 'and_ln55_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 896 [1/2] (2.01ns)   --->   "%tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln55_9" [viterbi.c:55]   --->   Operation 896 'dcmp' 'tmp_211' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 897 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_13 = and i1 %and_ln55_12, i1 %tmp_211" [viterbi.c:55]   --->   Operation 897 'and' 'and_ln55_13' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 898 [1/1] (0.41ns)   --->   "%select_ln55_10 = select i1 %and_ln55_13, i64 %p_3_6, i64 %select_ln55_9" [viterbi.c:55]   --->   Operation 898 'select' 'select_ln55_10' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%select_ln55_11 = select i1 %and_ln55_13, i3 7, i3 6" [viterbi.c:55]   --->   Operation 899 'select' 'select_ln55_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%or_ln55_2 = or i1 %and_ln55_13, i1 %and_ln55_11" [viterbi.c:55]   --->   Operation 900 'or' 'or_ln55_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 901 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_12 = select i1 %or_ln55_2, i3 %select_ln55_11, i3 %select_ln55_8" [viterbi.c:55]   --->   Operation 901 'select' 'select_ln55_12' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 902 [1/5] (2.89ns)   --->   "%p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27" [viterbi.c:54]   --->   Operation 902 'dadd' 'p_3_26' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 903 [1/5] (2.89ns)   --->   "%p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28" [viterbi.c:54]   --->   Operation 903 'dadd' 'p_3_27' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 904 [2/5] (2.89ns)   --->   "%p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 904 'dadd' 'p_3_28' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 905 [2/5] (2.89ns)   --->   "%p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30" [viterbi.c:54]   --->   Operation 905 'dadd' 'p_3_29' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 906 [3/5] (2.89ns)   --->   "%p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31" [viterbi.c:54]   --->   Operation 906 'dadd' 'p_3_30' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 907 [3/5] (2.89ns)   --->   "%p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 907 'dadd' 'p_3_31' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 908 [4/5] (2.89ns)   --->   "%p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33" [viterbi.c:54]   --->   Operation 908 'dadd' 'p_3_32' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 909 [4/5] (2.89ns)   --->   "%p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34" [viterbi.c:54]   --->   Operation 909 'dadd' 'p_3_33' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 910 [1/1] (0.00ns)   --->   "%bitcast_ln54_35 = bitcast i64 %transition_load_98" [viterbi.c:54]   --->   Operation 910 'bitcast' 'bitcast_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 911 [5/5] (2.89ns)   --->   "%p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 911 'dadd' 'p_3_34' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%bitcast_ln54_36 = bitcast i64 %transition_load_99" [viterbi.c:54]   --->   Operation 912 'bitcast' 'bitcast_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 913 [5/5] (2.89ns)   --->   "%p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36" [viterbi.c:54]   --->   Operation 913 'dadd' 'p_3_35' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 914 [1/2] (1.64ns)   --->   "%transition_load_100 = load i12 %transition_addr_100" [viterbi.c:54]   --->   Operation 914 'load' 'transition_load_100' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 915 [1/2] (1.64ns)   --->   "%transition_load_101 = load i12 %transition_addr_101" [viterbi.c:54]   --->   Operation 915 'load' 'transition_load_101' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 916 [1/2] (2.98ns)   --->   "%llike_load_102 = load i14 %llike_addr_103" [viterbi.c:54]   --->   Operation 916 'load' 'llike_load_102' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln54_39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 10, i8 %reuse_select" [viterbi.c:54]   --->   Operation 917 'bitconcatenate' 'zext_ln54_39_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln54_113 = zext i12 %zext_ln54_39_cast" [viterbi.c:54]   --->   Operation 918 'zext' 'zext_ln54_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 919 [1/1] (0.00ns)   --->   "%transition_addr_102 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_113" [viterbi.c:54]   --->   Operation 919 'getelementptr' 'transition_addr_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 920 [2/2] (1.64ns)   --->   "%transition_load_102 = load i12 %transition_addr_102" [viterbi.c:54]   --->   Operation 920 'load' 'transition_load_102' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 921 [1/2] (2.98ns)   --->   "%llike_load_103 = load i14 %llike_addr_104" [viterbi.c:54]   --->   Operation 921 'load' 'llike_load_103' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 922 [1/1] (0.74ns)   --->   "%add_ln54_27 = add i12 %zext_ln52_2, i12 2624" [viterbi.c:54]   --->   Operation 922 'add' 'add_ln54_27' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i12 %add_ln54_27" [viterbi.c:54]   --->   Operation 923 'zext' 'zext_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 924 [1/1] (0.00ns)   --->   "%transition_addr_103 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_40" [viterbi.c:54]   --->   Operation 924 'getelementptr' 'transition_addr_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 925 [2/2] (1.64ns)   --->   "%transition_load_103 = load i12 %transition_addr_103" [viterbi.c:54]   --->   Operation 925 'load' 'transition_load_103' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 926 [2/2] (2.98ns)   --->   "%llike_load_104 = load i14 %llike_addr_105" [viterbi.c:54]   --->   Operation 926 'load' 'llike_load_104' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 927 [2/2] (2.98ns)   --->   "%llike_load_105 = load i14 %llike_addr_106" [viterbi.c:54]   --->   Operation 927 'load' 'llike_load_105' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 24 <SV = 23> <Delay = 2.98>
ST_24 : Operation 928 [1/1] (0.00ns)   --->   "%or_ln54_43 = or i14 %tmp_s, i14 44" [viterbi.c:54]   --->   Operation 928 'or' 'or_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln54_81 = zext i14 %or_ln54_43" [viterbi.c:54]   --->   Operation 929 'zext' 'zext_ln54_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 930 [1/1] (0.00ns)   --->   "%llike_addr_107 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_81" [viterbi.c:54]   --->   Operation 930 'getelementptr' 'llike_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 931 [1/1] (0.00ns)   --->   "%or_ln54_44 = or i14 %tmp_s, i14 45" [viterbi.c:54]   --->   Operation 931 'or' 'or_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln54_82 = zext i14 %or_ln54_44" [viterbi.c:54]   --->   Operation 932 'zext' 'zext_ln54_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 933 [1/1] (0.00ns)   --->   "%llike_addr_108 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_82" [viterbi.c:54]   --->   Operation 933 'getelementptr' 'llike_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 934 [2/2] (2.01ns)   --->   "%tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln55_10" [viterbi.c:55]   --->   Operation 934 'dcmp' 'tmp_214' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 935 [1/5] (2.89ns)   --->   "%p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 935 'dadd' 'p_3_28' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 936 [1/5] (2.89ns)   --->   "%p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30" [viterbi.c:54]   --->   Operation 936 'dadd' 'p_3_29' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 937 [2/5] (2.89ns)   --->   "%p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31" [viterbi.c:54]   --->   Operation 937 'dadd' 'p_3_30' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 938 [2/5] (2.89ns)   --->   "%p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 938 'dadd' 'p_3_31' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 939 [3/5] (2.89ns)   --->   "%p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33" [viterbi.c:54]   --->   Operation 939 'dadd' 'p_3_32' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 940 [3/5] (2.89ns)   --->   "%p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34" [viterbi.c:54]   --->   Operation 940 'dadd' 'p_3_33' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 941 [4/5] (2.89ns)   --->   "%p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 941 'dadd' 'p_3_34' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 942 [4/5] (2.89ns)   --->   "%p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36" [viterbi.c:54]   --->   Operation 942 'dadd' 'p_3_35' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 943 [1/1] (0.00ns)   --->   "%bitcast_ln54_37 = bitcast i64 %transition_load_100" [viterbi.c:54]   --->   Operation 943 'bitcast' 'bitcast_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 944 [5/5] (2.89ns)   --->   "%p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37" [viterbi.c:54]   --->   Operation 944 'dadd' 'p_3_36' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln54_38 = bitcast i64 %transition_load_101" [viterbi.c:54]   --->   Operation 945 'bitcast' 'bitcast_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 946 [5/5] (2.89ns)   --->   "%p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 946 'dadd' 'p_3_37' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 947 [1/2] (1.64ns)   --->   "%transition_load_102 = load i12 %transition_addr_102" [viterbi.c:54]   --->   Operation 947 'load' 'transition_load_102' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 948 [1/2] (1.64ns)   --->   "%transition_load_103 = load i12 %transition_addr_103" [viterbi.c:54]   --->   Operation 948 'load' 'transition_load_103' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 949 [1/2] (2.98ns)   --->   "%llike_load_104 = load i14 %llike_addr_105" [viterbi.c:54]   --->   Operation 949 'load' 'llike_load_104' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_24 : Operation 950 [1/1] (0.74ns)   --->   "%add_ln54_28 = add i12 %zext_ln52_2, i12 2688" [viterbi.c:54]   --->   Operation 950 'add' 'add_ln54_28' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i12 %add_ln54_28" [viterbi.c:54]   --->   Operation 951 'zext' 'zext_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 952 [1/1] (0.00ns)   --->   "%transition_addr_104 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_41" [viterbi.c:54]   --->   Operation 952 'getelementptr' 'transition_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 953 [2/2] (1.64ns)   --->   "%transition_load_104 = load i12 %transition_addr_104" [viterbi.c:54]   --->   Operation 953 'load' 'transition_load_104' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 954 [1/2] (2.98ns)   --->   "%llike_load_105 = load i14 %llike_addr_106" [viterbi.c:54]   --->   Operation 954 'load' 'llike_load_105' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_24 : Operation 955 [1/1] (0.74ns)   --->   "%add_ln54_29 = add i12 %zext_ln52_2, i12 2752" [viterbi.c:54]   --->   Operation 955 'add' 'add_ln54_29' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i12 %add_ln54_29" [viterbi.c:54]   --->   Operation 956 'zext' 'zext_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 957 [1/1] (0.00ns)   --->   "%transition_addr_105 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_42" [viterbi.c:54]   --->   Operation 957 'getelementptr' 'transition_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 958 [2/2] (1.64ns)   --->   "%transition_load_105 = load i12 %transition_addr_105" [viterbi.c:54]   --->   Operation 958 'load' 'transition_load_105' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 959 [2/2] (2.98ns)   --->   "%llike_load_106 = load i14 %llike_addr_107" [viterbi.c:54]   --->   Operation 959 'load' 'llike_load_106' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_24 : Operation 960 [2/2] (2.98ns)   --->   "%llike_load_107 = load i14 %llike_addr_108" [viterbi.c:54]   --->   Operation 960 'load' 'llike_load_107' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 25 <SV = 24> <Delay = 2.98>
ST_25 : Operation 961 [1/1] (0.00ns)   --->   "%or_ln54_45 = or i14 %tmp_s, i14 46" [viterbi.c:54]   --->   Operation 961 'or' 'or_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln54_83 = zext i14 %or_ln54_45" [viterbi.c:54]   --->   Operation 962 'zext' 'zext_ln54_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 963 [1/1] (0.00ns)   --->   "%llike_addr_109 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_83" [viterbi.c:54]   --->   Operation 963 'getelementptr' 'llike_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 964 [1/1] (0.00ns)   --->   "%or_ln54_46 = or i14 %tmp_s, i14 47" [viterbi.c:54]   --->   Operation 964 'or' 'or_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln54_84 = zext i14 %or_ln54_46" [viterbi.c:54]   --->   Operation 965 'zext' 'zext_ln54_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 966 [1/1] (0.00ns)   --->   "%llike_addr_110 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_84" [viterbi.c:54]   --->   Operation 966 'getelementptr' 'llike_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 967 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i64 %p_3_7" [viterbi.c:55]   --->   Operation 967 'bitcast' 'bitcast_ln55_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_14, i32 52, i32 62" [viterbi.c:55]   --->   Operation 968 'partselect' 'tmp_212' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = trunc i64 %bitcast_ln55_14" [viterbi.c:55]   --->   Operation 969 'trunc' 'trunc_ln55_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 970 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i64 %select_ln55_10" [viterbi.c:55]   --->   Operation 970 'bitcast' 'bitcast_ln55_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_15, i32 52, i32 62" [viterbi.c:55]   --->   Operation 971 'partselect' 'tmp_213' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln55_15 = trunc i64 %bitcast_ln55_15" [viterbi.c:55]   --->   Operation 972 'trunc' 'trunc_ln55_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 973 [1/1] (0.61ns)   --->   "%icmp_ln55_28 = icmp_ne  i11 %tmp_212, i11 2047" [viterbi.c:55]   --->   Operation 973 'icmp' 'icmp_ln55_28' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 974 [1/1] (0.98ns)   --->   "%icmp_ln55_29 = icmp_eq  i52 %trunc_ln55_14, i52 0" [viterbi.c:55]   --->   Operation 974 'icmp' 'icmp_ln55_29' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%or_ln55_45 = or i1 %icmp_ln55_29, i1 %icmp_ln55_28" [viterbi.c:55]   --->   Operation 975 'or' 'or_ln55_45' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 976 [1/1] (0.61ns)   --->   "%icmp_ln55_30 = icmp_ne  i11 %tmp_213, i11 2047" [viterbi.c:55]   --->   Operation 976 'icmp' 'icmp_ln55_30' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 977 [1/1] (0.98ns)   --->   "%icmp_ln55_31 = icmp_eq  i52 %trunc_ln55_15, i52 0" [viterbi.c:55]   --->   Operation 977 'icmp' 'icmp_ln55_31' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%or_ln55_46 = or i1 %icmp_ln55_31, i1 %icmp_ln55_30" [viterbi.c:55]   --->   Operation 978 'or' 'or_ln55_46' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%and_ln55_14 = and i1 %or_ln55_45, i1 %or_ln55_46" [viterbi.c:55]   --->   Operation 979 'and' 'and_ln55_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 980 [1/2] (2.01ns)   --->   "%tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln55_10" [viterbi.c:55]   --->   Operation 980 'dcmp' 'tmp_214' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 981 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_15 = and i1 %and_ln55_14, i1 %tmp_214" [viterbi.c:55]   --->   Operation 981 'and' 'and_ln55_15' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 982 [1/1] (0.41ns)   --->   "%select_ln55_13 = select i1 %and_ln55_15, i64 %p_3_7, i64 %select_ln55_10" [viterbi.c:55]   --->   Operation 982 'select' 'select_ln55_13' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 983 [1/5] (2.89ns)   --->   "%p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31" [viterbi.c:54]   --->   Operation 983 'dadd' 'p_3_30' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 984 [1/5] (2.89ns)   --->   "%p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 984 'dadd' 'p_3_31' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 985 [2/5] (2.89ns)   --->   "%p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33" [viterbi.c:54]   --->   Operation 985 'dadd' 'p_3_32' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 986 [2/5] (2.89ns)   --->   "%p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34" [viterbi.c:54]   --->   Operation 986 'dadd' 'p_3_33' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 987 [3/5] (2.89ns)   --->   "%p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 987 'dadd' 'p_3_34' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 988 [3/5] (2.89ns)   --->   "%p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36" [viterbi.c:54]   --->   Operation 988 'dadd' 'p_3_35' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 989 [4/5] (2.89ns)   --->   "%p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37" [viterbi.c:54]   --->   Operation 989 'dadd' 'p_3_36' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 990 [4/5] (2.89ns)   --->   "%p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 990 'dadd' 'p_3_37' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 991 [1/1] (0.00ns)   --->   "%bitcast_ln54_39 = bitcast i64 %transition_load_102" [viterbi.c:54]   --->   Operation 991 'bitcast' 'bitcast_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 992 [5/5] (2.89ns)   --->   "%p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39" [viterbi.c:54]   --->   Operation 992 'dadd' 'p_3_38' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln54_40 = bitcast i64 %transition_load_103" [viterbi.c:54]   --->   Operation 993 'bitcast' 'bitcast_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 994 [5/5] (2.89ns)   --->   "%p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40" [viterbi.c:54]   --->   Operation 994 'dadd' 'p_3_39' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 995 [1/2] (1.64ns)   --->   "%transition_load_104 = load i12 %transition_addr_104" [viterbi.c:54]   --->   Operation 995 'load' 'transition_load_104' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 996 [1/2] (1.64ns)   --->   "%transition_load_105 = load i12 %transition_addr_105" [viterbi.c:54]   --->   Operation 996 'load' 'transition_load_105' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 997 [1/2] (2.98ns)   --->   "%llike_load_106 = load i14 %llike_addr_107" [viterbi.c:54]   --->   Operation 997 'load' 'llike_load_106' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_25 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln54_43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 11, i8 %reuse_select" [viterbi.c:54]   --->   Operation 998 'bitconcatenate' 'zext_ln54_43_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln54_114 = zext i12 %zext_ln54_43_cast" [viterbi.c:54]   --->   Operation 999 'zext' 'zext_ln54_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 1000 [1/1] (0.00ns)   --->   "%transition_addr_106 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_114" [viterbi.c:54]   --->   Operation 1000 'getelementptr' 'transition_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 1001 [2/2] (1.64ns)   --->   "%transition_load_106 = load i12 %transition_addr_106" [viterbi.c:54]   --->   Operation 1001 'load' 'transition_load_106' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1002 [1/2] (2.98ns)   --->   "%llike_load_107 = load i14 %llike_addr_108" [viterbi.c:54]   --->   Operation 1002 'load' 'llike_load_107' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_25 : Operation 1003 [1/1] (0.74ns)   --->   "%add_ln54_30 = add i12 %zext_ln52_2, i12 2880" [viterbi.c:54]   --->   Operation 1003 'add' 'add_ln54_30' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i12 %add_ln54_30" [viterbi.c:54]   --->   Operation 1004 'zext' 'zext_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 1005 [1/1] (0.00ns)   --->   "%transition_addr_107 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_44" [viterbi.c:54]   --->   Operation 1005 'getelementptr' 'transition_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 1006 [2/2] (1.64ns)   --->   "%transition_load_107 = load i12 %transition_addr_107" [viterbi.c:54]   --->   Operation 1006 'load' 'transition_load_107' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1007 [2/2] (2.98ns)   --->   "%llike_load_108 = load i14 %llike_addr_109" [viterbi.c:54]   --->   Operation 1007 'load' 'llike_load_108' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_25 : Operation 1008 [2/2] (2.98ns)   --->   "%llike_load_109 = load i14 %llike_addr_110" [viterbi.c:54]   --->   Operation 1008 'load' 'llike_load_109' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 26 <SV = 25> <Delay = 2.98>
ST_26 : Operation 1009 [1/1] (0.00ns)   --->   "%or_ln54_47 = or i14 %tmp_s, i14 48" [viterbi.c:54]   --->   Operation 1009 'or' 'or_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln54_85 = zext i14 %or_ln54_47" [viterbi.c:54]   --->   Operation 1010 'zext' 'zext_ln54_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1011 [1/1] (0.00ns)   --->   "%llike_addr_111 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_85" [viterbi.c:54]   --->   Operation 1011 'getelementptr' 'llike_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1012 [1/1] (0.00ns)   --->   "%or_ln54_48 = or i14 %tmp_s, i14 49" [viterbi.c:54]   --->   Operation 1012 'or' 'or_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln54_86 = zext i14 %or_ln54_48" [viterbi.c:54]   --->   Operation 1013 'zext' 'zext_ln54_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1014 [1/1] (0.00ns)   --->   "%llike_addr_112 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_86" [viterbi.c:54]   --->   Operation 1014 'getelementptr' 'llike_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1015 [2/2] (2.01ns)   --->   "%tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln55_13" [viterbi.c:55]   --->   Operation 1015 'dcmp' 'tmp_217' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1016 [1/5] (2.89ns)   --->   "%p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33" [viterbi.c:54]   --->   Operation 1016 'dadd' 'p_3_32' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1017 [1/5] (2.89ns)   --->   "%p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34" [viterbi.c:54]   --->   Operation 1017 'dadd' 'p_3_33' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1018 [2/5] (2.89ns)   --->   "%p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 1018 'dadd' 'p_3_34' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1019 [2/5] (2.89ns)   --->   "%p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36" [viterbi.c:54]   --->   Operation 1019 'dadd' 'p_3_35' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1020 [3/5] (2.89ns)   --->   "%p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37" [viterbi.c:54]   --->   Operation 1020 'dadd' 'p_3_36' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1021 [3/5] (2.89ns)   --->   "%p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 1021 'dadd' 'p_3_37' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1022 [4/5] (2.89ns)   --->   "%p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39" [viterbi.c:54]   --->   Operation 1022 'dadd' 'p_3_38' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1023 [4/5] (2.89ns)   --->   "%p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40" [viterbi.c:54]   --->   Operation 1023 'dadd' 'p_3_39' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln54_41 = bitcast i64 %transition_load_104" [viterbi.c:54]   --->   Operation 1024 'bitcast' 'bitcast_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1025 [5/5] (2.89ns)   --->   "%p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1025 'dadd' 'p_3_40' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1026 [1/1] (0.00ns)   --->   "%bitcast_ln54_42 = bitcast i64 %transition_load_105" [viterbi.c:54]   --->   Operation 1026 'bitcast' 'bitcast_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1027 [5/5] (2.89ns)   --->   "%p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42" [viterbi.c:54]   --->   Operation 1027 'dadd' 'p_3_41' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1028 [1/2] (1.64ns)   --->   "%transition_load_106 = load i12 %transition_addr_106" [viterbi.c:54]   --->   Operation 1028 'load' 'transition_load_106' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1029 [1/2] (1.64ns)   --->   "%transition_load_107 = load i12 %transition_addr_107" [viterbi.c:54]   --->   Operation 1029 'load' 'transition_load_107' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1030 [1/2] (2.98ns)   --->   "%llike_load_108 = load i14 %llike_addr_109" [viterbi.c:54]   --->   Operation 1030 'load' 'llike_load_108' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_26 : Operation 1031 [1/1] (0.74ns)   --->   "%add_ln54_31 = add i12 %zext_ln52_2, i12 2944" [viterbi.c:54]   --->   Operation 1031 'add' 'add_ln54_31' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln54_45 = zext i12 %add_ln54_31" [viterbi.c:54]   --->   Operation 1032 'zext' 'zext_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1033 [1/1] (0.00ns)   --->   "%transition_addr_108 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_45" [viterbi.c:54]   --->   Operation 1033 'getelementptr' 'transition_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1034 [2/2] (1.64ns)   --->   "%transition_load_108 = load i12 %transition_addr_108" [viterbi.c:54]   --->   Operation 1034 'load' 'transition_load_108' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1035 [1/2] (2.98ns)   --->   "%llike_load_109 = load i14 %llike_addr_110" [viterbi.c:54]   --->   Operation 1035 'load' 'llike_load_109' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_26 : Operation 1036 [1/1] (0.74ns)   --->   "%add_ln54_32 = add i12 %zext_ln52_2, i12 3008" [viterbi.c:54]   --->   Operation 1036 'add' 'add_ln54_32' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln54_46 = zext i12 %add_ln54_32" [viterbi.c:54]   --->   Operation 1037 'zext' 'zext_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1038 [1/1] (0.00ns)   --->   "%transition_addr_109 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_46" [viterbi.c:54]   --->   Operation 1038 'getelementptr' 'transition_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 1039 [2/2] (1.64ns)   --->   "%transition_load_109 = load i12 %transition_addr_109" [viterbi.c:54]   --->   Operation 1039 'load' 'transition_load_109' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1040 [2/2] (2.98ns)   --->   "%llike_load_110 = load i14 %llike_addr_111" [viterbi.c:54]   --->   Operation 1040 'load' 'llike_load_110' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_26 : Operation 1041 [2/2] (2.98ns)   --->   "%llike_load_111 = load i14 %llike_addr_112" [viterbi.c:54]   --->   Operation 1041 'load' 'llike_load_111' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 27 <SV = 26> <Delay = 2.98>
ST_27 : Operation 1042 [1/1] (0.00ns)   --->   "%or_ln54_49 = or i14 %tmp_s, i14 50" [viterbi.c:54]   --->   Operation 1042 'or' 'or_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln54_87 = zext i14 %or_ln54_49" [viterbi.c:54]   --->   Operation 1043 'zext' 'zext_ln54_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1044 [1/1] (0.00ns)   --->   "%llike_addr_113 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_87" [viterbi.c:54]   --->   Operation 1044 'getelementptr' 'llike_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1045 [1/1] (0.00ns)   --->   "%or_ln54_50 = or i14 %tmp_s, i14 51" [viterbi.c:54]   --->   Operation 1045 'or' 'or_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln54_88 = zext i14 %or_ln54_50" [viterbi.c:54]   --->   Operation 1046 'zext' 'zext_ln54_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1047 [1/1] (0.00ns)   --->   "%llike_addr_114 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_88" [viterbi.c:54]   --->   Operation 1047 'getelementptr' 'llike_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%zext_ln54_24 = zext i3 %select_ln55_12" [viterbi.c:54]   --->   Operation 1048 'zext' 'zext_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i64 %p_3_8" [viterbi.c:55]   --->   Operation 1049 'bitcast' 'bitcast_ln55_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_16, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1050 'partselect' 'tmp_215' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln55_16 = trunc i64 %bitcast_ln55_16" [viterbi.c:55]   --->   Operation 1051 'trunc' 'trunc_ln55_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1052 [1/1] (0.00ns)   --->   "%bitcast_ln55_17 = bitcast i64 %select_ln55_13" [viterbi.c:55]   --->   Operation 1052 'bitcast' 'bitcast_ln55_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_17, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1053 'partselect' 'tmp_216' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln55_17 = trunc i64 %bitcast_ln55_17" [viterbi.c:55]   --->   Operation 1054 'trunc' 'trunc_ln55_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1055 [1/1] (0.61ns)   --->   "%icmp_ln55_32 = icmp_ne  i11 %tmp_215, i11 2047" [viterbi.c:55]   --->   Operation 1055 'icmp' 'icmp_ln55_32' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1056 [1/1] (0.98ns)   --->   "%icmp_ln55_33 = icmp_eq  i52 %trunc_ln55_16, i52 0" [viterbi.c:55]   --->   Operation 1056 'icmp' 'icmp_ln55_33' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_17)   --->   "%or_ln55_47 = or i1 %icmp_ln55_33, i1 %icmp_ln55_32" [viterbi.c:55]   --->   Operation 1057 'or' 'or_ln55_47' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1058 [1/1] (0.61ns)   --->   "%icmp_ln55_34 = icmp_ne  i11 %tmp_216, i11 2047" [viterbi.c:55]   --->   Operation 1058 'icmp' 'icmp_ln55_34' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1059 [1/1] (0.98ns)   --->   "%icmp_ln55_35 = icmp_eq  i52 %trunc_ln55_17, i52 0" [viterbi.c:55]   --->   Operation 1059 'icmp' 'icmp_ln55_35' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_17)   --->   "%or_ln55_48 = or i1 %icmp_ln55_35, i1 %icmp_ln55_34" [viterbi.c:55]   --->   Operation 1060 'or' 'or_ln55_48' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_17)   --->   "%and_ln55_16 = and i1 %or_ln55_47, i1 %or_ln55_48" [viterbi.c:55]   --->   Operation 1061 'and' 'and_ln55_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1062 [1/2] (2.01ns)   --->   "%tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln55_13" [viterbi.c:55]   --->   Operation 1062 'dcmp' 'tmp_217' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1063 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_17 = and i1 %and_ln55_16, i1 %tmp_217" [viterbi.c:55]   --->   Operation 1063 'and' 'and_ln55_17' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1064 [1/1] (0.41ns)   --->   "%select_ln55_14 = select i1 %and_ln55_17, i64 %p_3_8, i64 %select_ln55_13" [viterbi.c:55]   --->   Operation 1064 'select' 'select_ln55_14' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%select_ln55_15 = select i1 %and_ln55_17, i4 9, i4 8" [viterbi.c:55]   --->   Operation 1065 'select' 'select_ln55_15' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_16)   --->   "%or_ln55_3 = or i1 %and_ln55_17, i1 %and_ln55_15" [viterbi.c:55]   --->   Operation 1066 'or' 'or_ln55_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1067 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_16 = select i1 %or_ln55_3, i4 %select_ln55_15, i4 %zext_ln54_24" [viterbi.c:55]   --->   Operation 1067 'select' 'select_ln55_16' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1068 [1/5] (2.89ns)   --->   "%p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 1068 'dadd' 'p_3_34' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1069 [1/5] (2.89ns)   --->   "%p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36" [viterbi.c:54]   --->   Operation 1069 'dadd' 'p_3_35' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1070 [2/5] (2.89ns)   --->   "%p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37" [viterbi.c:54]   --->   Operation 1070 'dadd' 'p_3_36' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1071 [2/5] (2.89ns)   --->   "%p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 1071 'dadd' 'p_3_37' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1072 [3/5] (2.89ns)   --->   "%p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39" [viterbi.c:54]   --->   Operation 1072 'dadd' 'p_3_38' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1073 [3/5] (2.89ns)   --->   "%p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40" [viterbi.c:54]   --->   Operation 1073 'dadd' 'p_3_39' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1074 [4/5] (2.89ns)   --->   "%p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1074 'dadd' 'p_3_40' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1075 [4/5] (2.89ns)   --->   "%p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42" [viterbi.c:54]   --->   Operation 1075 'dadd' 'p_3_41' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln54_43 = bitcast i64 %transition_load_106" [viterbi.c:54]   --->   Operation 1076 'bitcast' 'bitcast_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1077 [5/5] (2.89ns)   --->   "%p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43" [viterbi.c:54]   --->   Operation 1077 'dadd' 'p_3_42' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1078 [1/1] (0.00ns)   --->   "%bitcast_ln54_44 = bitcast i64 %transition_load_107" [viterbi.c:54]   --->   Operation 1078 'bitcast' 'bitcast_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1079 [5/5] (2.89ns)   --->   "%p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1079 'dadd' 'p_3_43' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1080 [1/2] (1.64ns)   --->   "%transition_load_108 = load i12 %transition_addr_108" [viterbi.c:54]   --->   Operation 1080 'load' 'transition_load_108' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1081 [1/2] (1.64ns)   --->   "%transition_load_109 = load i12 %transition_addr_109" [viterbi.c:54]   --->   Operation 1081 'load' 'transition_load_109' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1082 [1/2] (2.98ns)   --->   "%llike_load_110 = load i14 %llike_addr_111" [viterbi.c:54]   --->   Operation 1082 'load' 'llike_load_110' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_27 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i11 %zext_ln54_15_cast" [viterbi.c:54]   --->   Operation 1083 'sext' 'sext_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln54_115 = zext i12 %sext_ln54_6" [viterbi.c:54]   --->   Operation 1084 'zext' 'zext_ln54_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1085 [1/1] (0.00ns)   --->   "%transition_addr_110 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_115" [viterbi.c:54]   --->   Operation 1085 'getelementptr' 'transition_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1086 [2/2] (1.64ns)   --->   "%transition_load_110 = load i12 %transition_addr_110" [viterbi.c:54]   --->   Operation 1086 'load' 'transition_load_110' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1087 [1/2] (2.98ns)   --->   "%llike_load_111 = load i14 %llike_addr_112" [viterbi.c:54]   --->   Operation 1087 'load' 'llike_load_111' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_27 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln54_7 = sext i11 %add_ln54_12" [viterbi.c:54]   --->   Operation 1088 'sext' 'sext_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln54_116 = zext i12 %sext_ln54_7" [viterbi.c:54]   --->   Operation 1089 'zext' 'zext_ln54_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1090 [1/1] (0.00ns)   --->   "%transition_addr_111 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_116" [viterbi.c:54]   --->   Operation 1090 'getelementptr' 'transition_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 1091 [2/2] (1.64ns)   --->   "%transition_load_111 = load i12 %transition_addr_111" [viterbi.c:54]   --->   Operation 1091 'load' 'transition_load_111' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1092 [2/2] (2.98ns)   --->   "%llike_load_112 = load i14 %llike_addr_113" [viterbi.c:54]   --->   Operation 1092 'load' 'llike_load_112' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_27 : Operation 1093 [2/2] (2.98ns)   --->   "%llike_load_113 = load i14 %llike_addr_114" [viterbi.c:54]   --->   Operation 1093 'load' 'llike_load_113' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 28 <SV = 27> <Delay = 2.98>
ST_28 : Operation 1094 [1/1] (0.00ns)   --->   "%or_ln54_51 = or i14 %tmp_s, i14 52" [viterbi.c:54]   --->   Operation 1094 'or' 'or_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln54_89 = zext i14 %or_ln54_51" [viterbi.c:54]   --->   Operation 1095 'zext' 'zext_ln54_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1096 [1/1] (0.00ns)   --->   "%llike_addr_115 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_89" [viterbi.c:54]   --->   Operation 1096 'getelementptr' 'llike_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1097 [1/1] (0.00ns)   --->   "%or_ln54_52 = or i14 %tmp_s, i14 53" [viterbi.c:54]   --->   Operation 1097 'or' 'or_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln54_90 = zext i14 %or_ln54_52" [viterbi.c:54]   --->   Operation 1098 'zext' 'zext_ln54_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1099 [1/1] (0.00ns)   --->   "%llike_addr_116 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_90" [viterbi.c:54]   --->   Operation 1099 'getelementptr' 'llike_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1100 [2/2] (2.01ns)   --->   "%tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln55_14" [viterbi.c:55]   --->   Operation 1100 'dcmp' 'tmp_220' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1101 [1/5] (2.89ns)   --->   "%p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37" [viterbi.c:54]   --->   Operation 1101 'dadd' 'p_3_36' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1102 [1/5] (2.89ns)   --->   "%p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 1102 'dadd' 'p_3_37' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1103 [2/5] (2.89ns)   --->   "%p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39" [viterbi.c:54]   --->   Operation 1103 'dadd' 'p_3_38' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1104 [2/5] (2.89ns)   --->   "%p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40" [viterbi.c:54]   --->   Operation 1104 'dadd' 'p_3_39' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1105 [3/5] (2.89ns)   --->   "%p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1105 'dadd' 'p_3_40' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1106 [3/5] (2.89ns)   --->   "%p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42" [viterbi.c:54]   --->   Operation 1106 'dadd' 'p_3_41' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1107 [4/5] (2.89ns)   --->   "%p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43" [viterbi.c:54]   --->   Operation 1107 'dadd' 'p_3_42' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1108 [4/5] (2.89ns)   --->   "%p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1108 'dadd' 'p_3_43' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1109 [1/1] (0.00ns)   --->   "%bitcast_ln54_45 = bitcast i64 %transition_load_108" [viterbi.c:54]   --->   Operation 1109 'bitcast' 'bitcast_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1110 [5/5] (2.89ns)   --->   "%p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45" [viterbi.c:54]   --->   Operation 1110 'dadd' 'p_3_44' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln54_46 = bitcast i64 %transition_load_109" [viterbi.c:54]   --->   Operation 1111 'bitcast' 'bitcast_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1112 [5/5] (2.89ns)   --->   "%p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46" [viterbi.c:54]   --->   Operation 1112 'dadd' 'p_3_45' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1113 [1/2] (1.64ns)   --->   "%transition_load_110 = load i12 %transition_addr_110" [viterbi.c:54]   --->   Operation 1113 'load' 'transition_load_110' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1114 [1/2] (1.64ns)   --->   "%transition_load_111 = load i12 %transition_addr_111" [viterbi.c:54]   --->   Operation 1114 'load' 'transition_load_111' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1115 [1/2] (2.98ns)   --->   "%llike_load_112 = load i14 %llike_addr_113" [viterbi.c:54]   --->   Operation 1115 'load' 'llike_load_112' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_28 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i11 %add_ln54_13" [viterbi.c:54]   --->   Operation 1116 'sext' 'sext_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln54_117 = zext i12 %sext_ln54_8" [viterbi.c:54]   --->   Operation 1117 'zext' 'zext_ln54_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1118 [1/1] (0.00ns)   --->   "%transition_addr_112 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_117" [viterbi.c:54]   --->   Operation 1118 'getelementptr' 'transition_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1119 [2/2] (1.64ns)   --->   "%transition_load_112 = load i12 %transition_addr_112" [viterbi.c:54]   --->   Operation 1119 'load' 'transition_load_112' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1120 [1/2] (2.98ns)   --->   "%llike_load_113 = load i14 %llike_addr_114" [viterbi.c:54]   --->   Operation 1120 'load' 'llike_load_113' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_28 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i11 %add_ln54_14" [viterbi.c:54]   --->   Operation 1121 'sext' 'sext_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln54_118 = zext i12 %sext_ln54_9" [viterbi.c:54]   --->   Operation 1122 'zext' 'zext_ln54_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1123 [1/1] (0.00ns)   --->   "%transition_addr_113 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_118" [viterbi.c:54]   --->   Operation 1123 'getelementptr' 'transition_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 1124 [2/2] (1.64ns)   --->   "%transition_load_113 = load i12 %transition_addr_113" [viterbi.c:54]   --->   Operation 1124 'load' 'transition_load_113' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1125 [2/2] (2.98ns)   --->   "%llike_load_114 = load i14 %llike_addr_115" [viterbi.c:54]   --->   Operation 1125 'load' 'llike_load_114' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_28 : Operation 1126 [2/2] (2.98ns)   --->   "%llike_load_115 = load i14 %llike_addr_116" [viterbi.c:54]   --->   Operation 1126 'load' 'llike_load_115' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 29 <SV = 28> <Delay = 2.98>
ST_29 : Operation 1127 [1/1] (0.00ns)   --->   "%or_ln54_53 = or i14 %tmp_s, i14 54" [viterbi.c:54]   --->   Operation 1127 'or' 'or_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln54_91 = zext i14 %or_ln54_53" [viterbi.c:54]   --->   Operation 1128 'zext' 'zext_ln54_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1129 [1/1] (0.00ns)   --->   "%llike_addr_117 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_91" [viterbi.c:54]   --->   Operation 1129 'getelementptr' 'llike_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1130 [1/1] (0.00ns)   --->   "%or_ln54_54 = or i14 %tmp_s, i14 55" [viterbi.c:54]   --->   Operation 1130 'or' 'or_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln54_92 = zext i14 %or_ln54_54" [viterbi.c:54]   --->   Operation 1131 'zext' 'zext_ln54_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1132 [1/1] (0.00ns)   --->   "%llike_addr_118 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_92" [viterbi.c:54]   --->   Operation 1132 'getelementptr' 'llike_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln55_18 = bitcast i64 %p_3_9" [viterbi.c:55]   --->   Operation 1133 'bitcast' 'bitcast_ln55_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_18, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1134 'partselect' 'tmp_218' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln55_18 = trunc i64 %bitcast_ln55_18" [viterbi.c:55]   --->   Operation 1135 'trunc' 'trunc_ln55_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln55_19 = bitcast i64 %select_ln55_14" [viterbi.c:55]   --->   Operation 1136 'bitcast' 'bitcast_ln55_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_19, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1137 'partselect' 'tmp_219' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln55_19 = trunc i64 %bitcast_ln55_19" [viterbi.c:55]   --->   Operation 1138 'trunc' 'trunc_ln55_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1139 [1/1] (0.61ns)   --->   "%icmp_ln55_36 = icmp_ne  i11 %tmp_218, i11 2047" [viterbi.c:55]   --->   Operation 1139 'icmp' 'icmp_ln55_36' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1140 [1/1] (0.98ns)   --->   "%icmp_ln55_37 = icmp_eq  i52 %trunc_ln55_18, i52 0" [viterbi.c:55]   --->   Operation 1140 'icmp' 'icmp_ln55_37' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_19)   --->   "%or_ln55_49 = or i1 %icmp_ln55_37, i1 %icmp_ln55_36" [viterbi.c:55]   --->   Operation 1141 'or' 'or_ln55_49' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1142 [1/1] (0.61ns)   --->   "%icmp_ln55_38 = icmp_ne  i11 %tmp_219, i11 2047" [viterbi.c:55]   --->   Operation 1142 'icmp' 'icmp_ln55_38' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1143 [1/1] (0.98ns)   --->   "%icmp_ln55_39 = icmp_eq  i52 %trunc_ln55_19, i52 0" [viterbi.c:55]   --->   Operation 1143 'icmp' 'icmp_ln55_39' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_19)   --->   "%or_ln55_50 = or i1 %icmp_ln55_39, i1 %icmp_ln55_38" [viterbi.c:55]   --->   Operation 1144 'or' 'or_ln55_50' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_19)   --->   "%and_ln55_18 = and i1 %or_ln55_49, i1 %or_ln55_50" [viterbi.c:55]   --->   Operation 1145 'and' 'and_ln55_18' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1146 [1/2] (2.01ns)   --->   "%tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln55_14" [viterbi.c:55]   --->   Operation 1146 'dcmp' 'tmp_220' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_19 = and i1 %and_ln55_18, i1 %tmp_220" [viterbi.c:55]   --->   Operation 1147 'and' 'and_ln55_19' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1148 [1/1] (0.41ns)   --->   "%select_ln55_17 = select i1 %and_ln55_19, i64 %p_3_9, i64 %select_ln55_14" [viterbi.c:55]   --->   Operation 1148 'select' 'select_ln55_17' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1149 [1/5] (2.89ns)   --->   "%p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39" [viterbi.c:54]   --->   Operation 1149 'dadd' 'p_3_38' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1150 [1/5] (2.89ns)   --->   "%p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40" [viterbi.c:54]   --->   Operation 1150 'dadd' 'p_3_39' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1151 [2/5] (2.89ns)   --->   "%p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1151 'dadd' 'p_3_40' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1152 [2/5] (2.89ns)   --->   "%p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42" [viterbi.c:54]   --->   Operation 1152 'dadd' 'p_3_41' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1153 [3/5] (2.89ns)   --->   "%p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43" [viterbi.c:54]   --->   Operation 1153 'dadd' 'p_3_42' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1154 [3/5] (2.89ns)   --->   "%p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1154 'dadd' 'p_3_43' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1155 [4/5] (2.89ns)   --->   "%p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45" [viterbi.c:54]   --->   Operation 1155 'dadd' 'p_3_44' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1156 [4/5] (2.89ns)   --->   "%p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46" [viterbi.c:54]   --->   Operation 1156 'dadd' 'p_3_45' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1157 [1/1] (0.00ns)   --->   "%bitcast_ln54_47 = bitcast i64 %transition_load_110" [viterbi.c:54]   --->   Operation 1157 'bitcast' 'bitcast_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1158 [5/5] (2.89ns)   --->   "%p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1158 'dadd' 'p_3_46' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln54_48 = bitcast i64 %transition_load_111" [viterbi.c:54]   --->   Operation 1159 'bitcast' 'bitcast_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1160 [5/5] (2.89ns)   --->   "%p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48" [viterbi.c:54]   --->   Operation 1160 'dadd' 'p_3_47' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1161 [1/2] (1.64ns)   --->   "%transition_load_112 = load i12 %transition_addr_112" [viterbi.c:54]   --->   Operation 1161 'load' 'transition_load_112' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1162 [1/2] (1.64ns)   --->   "%transition_load_113 = load i12 %transition_addr_113" [viterbi.c:54]   --->   Operation 1162 'load' 'transition_load_113' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1163 [1/2] (2.98ns)   --->   "%llike_load_114 = load i14 %llike_addr_115" [viterbi.c:54]   --->   Operation 1163 'load' 'llike_load_114' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_29 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i11 %zext_ln54_19_cast" [viterbi.c:54]   --->   Operation 1164 'sext' 'sext_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln54_119 = zext i12 %sext_ln54_10" [viterbi.c:54]   --->   Operation 1165 'zext' 'zext_ln54_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1166 [1/1] (0.00ns)   --->   "%transition_addr_114 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_119" [viterbi.c:54]   --->   Operation 1166 'getelementptr' 'transition_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1167 [2/2] (1.64ns)   --->   "%transition_load_114 = load i12 %transition_addr_114" [viterbi.c:54]   --->   Operation 1167 'load' 'transition_load_114' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1168 [1/2] (2.98ns)   --->   "%llike_load_115 = load i14 %llike_addr_116" [viterbi.c:54]   --->   Operation 1168 'load' 'llike_load_115' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_29 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i11 %add_ln54_15" [viterbi.c:54]   --->   Operation 1169 'sext' 'sext_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln54_120 = zext i12 %sext_ln54_11" [viterbi.c:54]   --->   Operation 1170 'zext' 'zext_ln54_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1171 [1/1] (0.00ns)   --->   "%transition_addr_115 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_120" [viterbi.c:54]   --->   Operation 1171 'getelementptr' 'transition_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 1172 [2/2] (1.64ns)   --->   "%transition_load_115 = load i12 %transition_addr_115" [viterbi.c:54]   --->   Operation 1172 'load' 'transition_load_115' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1173 [2/2] (2.98ns)   --->   "%llike_load_116 = load i14 %llike_addr_117" [viterbi.c:54]   --->   Operation 1173 'load' 'llike_load_116' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_29 : Operation 1174 [2/2] (2.98ns)   --->   "%llike_load_117 = load i14 %llike_addr_118" [viterbi.c:54]   --->   Operation 1174 'load' 'llike_load_117' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 30 <SV = 29> <Delay = 2.98>
ST_30 : Operation 1175 [1/1] (0.00ns)   --->   "%or_ln54_55 = or i14 %tmp_s, i14 56" [viterbi.c:54]   --->   Operation 1175 'or' 'or_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln54_93 = zext i14 %or_ln54_55" [viterbi.c:54]   --->   Operation 1176 'zext' 'zext_ln54_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1177 [1/1] (0.00ns)   --->   "%llike_addr_119 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_93" [viterbi.c:54]   --->   Operation 1177 'getelementptr' 'llike_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1178 [1/1] (0.00ns)   --->   "%or_ln54_56 = or i14 %tmp_s, i14 57" [viterbi.c:54]   --->   Operation 1178 'or' 'or_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln54_94 = zext i14 %or_ln54_56" [viterbi.c:54]   --->   Operation 1179 'zext' 'zext_ln54_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1180 [1/1] (0.00ns)   --->   "%llike_addr_120 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_94" [viterbi.c:54]   --->   Operation 1180 'getelementptr' 'llike_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1181 [2/2] (2.01ns)   --->   "%tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln55_17" [viterbi.c:55]   --->   Operation 1181 'dcmp' 'tmp_223' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1182 [1/5] (2.89ns)   --->   "%p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1182 'dadd' 'p_3_40' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1183 [1/5] (2.89ns)   --->   "%p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42" [viterbi.c:54]   --->   Operation 1183 'dadd' 'p_3_41' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1184 [2/5] (2.89ns)   --->   "%p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43" [viterbi.c:54]   --->   Operation 1184 'dadd' 'p_3_42' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1185 [2/5] (2.89ns)   --->   "%p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1185 'dadd' 'p_3_43' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1186 [3/5] (2.89ns)   --->   "%p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45" [viterbi.c:54]   --->   Operation 1186 'dadd' 'p_3_44' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1187 [3/5] (2.89ns)   --->   "%p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46" [viterbi.c:54]   --->   Operation 1187 'dadd' 'p_3_45' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1188 [4/5] (2.89ns)   --->   "%p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1188 'dadd' 'p_3_46' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1189 [4/5] (2.89ns)   --->   "%p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48" [viterbi.c:54]   --->   Operation 1189 'dadd' 'p_3_47' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln54_49 = bitcast i64 %transition_load_112" [viterbi.c:54]   --->   Operation 1190 'bitcast' 'bitcast_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1191 [5/5] (2.89ns)   --->   "%p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49" [viterbi.c:54]   --->   Operation 1191 'dadd' 'p_3_48' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1192 [1/1] (0.00ns)   --->   "%bitcast_ln54_50 = bitcast i64 %transition_load_113" [viterbi.c:54]   --->   Operation 1192 'bitcast' 'bitcast_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1193 [5/5] (2.89ns)   --->   "%p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1193 'dadd' 'p_3_49' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1194 [1/2] (1.64ns)   --->   "%transition_load_114 = load i12 %transition_addr_114" [viterbi.c:54]   --->   Operation 1194 'load' 'transition_load_114' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1195 [1/2] (1.64ns)   --->   "%transition_load_115 = load i12 %transition_addr_115" [viterbi.c:54]   --->   Operation 1195 'load' 'transition_load_115' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1196 [1/2] (2.98ns)   --->   "%llike_load_116 = load i14 %llike_addr_117" [viterbi.c:54]   --->   Operation 1196 'load' 'llike_load_116' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_30 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i11 %add_ln54_16" [viterbi.c:54]   --->   Operation 1197 'sext' 'sext_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln54_121 = zext i12 %sext_ln54_12" [viterbi.c:54]   --->   Operation 1198 'zext' 'zext_ln54_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1199 [1/1] (0.00ns)   --->   "%transition_addr_116 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_121" [viterbi.c:54]   --->   Operation 1199 'getelementptr' 'transition_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1200 [2/2] (1.64ns)   --->   "%transition_load_116 = load i12 %transition_addr_116" [viterbi.c:54]   --->   Operation 1200 'load' 'transition_load_116' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1201 [1/2] (2.98ns)   --->   "%llike_load_117 = load i14 %llike_addr_118" [viterbi.c:54]   --->   Operation 1201 'load' 'llike_load_117' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_30 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln54_13 = sext i11 %add_ln54_17" [viterbi.c:54]   --->   Operation 1202 'sext' 'sext_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln54_122 = zext i12 %sext_ln54_13" [viterbi.c:54]   --->   Operation 1203 'zext' 'zext_ln54_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1204 [1/1] (0.00ns)   --->   "%transition_addr_117 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_122" [viterbi.c:54]   --->   Operation 1204 'getelementptr' 'transition_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1205 [2/2] (1.64ns)   --->   "%transition_load_117 = load i12 %transition_addr_117" [viterbi.c:54]   --->   Operation 1205 'load' 'transition_load_117' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1206 [2/2] (2.98ns)   --->   "%llike_load_118 = load i14 %llike_addr_119" [viterbi.c:54]   --->   Operation 1206 'load' 'llike_load_118' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_30 : Operation 1207 [2/2] (2.98ns)   --->   "%llike_load_119 = load i14 %llike_addr_120" [viterbi.c:54]   --->   Operation 1207 'load' 'llike_load_119' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 31 <SV = 30> <Delay = 2.98>
ST_31 : Operation 1208 [1/1] (0.00ns)   --->   "%or_ln54_57 = or i14 %tmp_s, i14 58" [viterbi.c:54]   --->   Operation 1208 'or' 'or_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln54_95 = zext i14 %or_ln54_57" [viterbi.c:54]   --->   Operation 1209 'zext' 'zext_ln54_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1210 [1/1] (0.00ns)   --->   "%llike_addr_121 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_95" [viterbi.c:54]   --->   Operation 1210 'getelementptr' 'llike_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1211 [1/1] (0.00ns)   --->   "%or_ln54_58 = or i14 %tmp_s, i14 59" [viterbi.c:54]   --->   Operation 1211 'or' 'or_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln54_96 = zext i14 %or_ln54_58" [viterbi.c:54]   --->   Operation 1212 'zext' 'zext_ln54_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1213 [1/1] (0.00ns)   --->   "%llike_addr_122 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_96" [viterbi.c:54]   --->   Operation 1213 'getelementptr' 'llike_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1214 [1/1] (0.00ns)   --->   "%bitcast_ln55_20 = bitcast i64 %p_3_s" [viterbi.c:55]   --->   Operation 1214 'bitcast' 'bitcast_ln55_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_20, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1215 'partselect' 'tmp_221' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln55_20 = trunc i64 %bitcast_ln55_20" [viterbi.c:55]   --->   Operation 1216 'trunc' 'trunc_ln55_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1217 [1/1] (0.00ns)   --->   "%bitcast_ln55_21 = bitcast i64 %select_ln55_17" [viterbi.c:55]   --->   Operation 1217 'bitcast' 'bitcast_ln55_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_21, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1218 'partselect' 'tmp_222' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln55_21 = trunc i64 %bitcast_ln55_21" [viterbi.c:55]   --->   Operation 1219 'trunc' 'trunc_ln55_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1220 [1/1] (0.61ns)   --->   "%icmp_ln55_40 = icmp_ne  i11 %tmp_221, i11 2047" [viterbi.c:55]   --->   Operation 1220 'icmp' 'icmp_ln55_40' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1221 [1/1] (0.98ns)   --->   "%icmp_ln55_41 = icmp_eq  i52 %trunc_ln55_20, i52 0" [viterbi.c:55]   --->   Operation 1221 'icmp' 'icmp_ln55_41' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%or_ln55_51 = or i1 %icmp_ln55_41, i1 %icmp_ln55_40" [viterbi.c:55]   --->   Operation 1222 'or' 'or_ln55_51' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1223 [1/1] (0.61ns)   --->   "%icmp_ln55_42 = icmp_ne  i11 %tmp_222, i11 2047" [viterbi.c:55]   --->   Operation 1223 'icmp' 'icmp_ln55_42' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1224 [1/1] (0.98ns)   --->   "%icmp_ln55_43 = icmp_eq  i52 %trunc_ln55_21, i52 0" [viterbi.c:55]   --->   Operation 1224 'icmp' 'icmp_ln55_43' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%or_ln55_52 = or i1 %icmp_ln55_43, i1 %icmp_ln55_42" [viterbi.c:55]   --->   Operation 1225 'or' 'or_ln55_52' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%and_ln55_20 = and i1 %or_ln55_51, i1 %or_ln55_52" [viterbi.c:55]   --->   Operation 1226 'and' 'and_ln55_20' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1227 [1/2] (2.01ns)   --->   "%tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln55_17" [viterbi.c:55]   --->   Operation 1227 'dcmp' 'tmp_223' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1228 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_21 = and i1 %and_ln55_20, i1 %tmp_223" [viterbi.c:55]   --->   Operation 1228 'and' 'and_ln55_21' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1229 [1/1] (0.41ns)   --->   "%select_ln55_18 = select i1 %and_ln55_21, i64 %p_3_s, i64 %select_ln55_17" [viterbi.c:55]   --->   Operation 1229 'select' 'select_ln55_18' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_20)   --->   "%select_ln55_19 = select i1 %and_ln55_21, i4 11, i4 10" [viterbi.c:55]   --->   Operation 1230 'select' 'select_ln55_19' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_20)   --->   "%or_ln55_4 = or i1 %and_ln55_21, i1 %and_ln55_19" [viterbi.c:55]   --->   Operation 1231 'or' 'or_ln55_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1232 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_20 = select i1 %or_ln55_4, i4 %select_ln55_19, i4 %select_ln55_16" [viterbi.c:55]   --->   Operation 1232 'select' 'select_ln55_20' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1233 [1/5] (2.89ns)   --->   "%p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43" [viterbi.c:54]   --->   Operation 1233 'dadd' 'p_3_42' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1234 [1/5] (2.89ns)   --->   "%p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1234 'dadd' 'p_3_43' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1235 [2/5] (2.89ns)   --->   "%p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45" [viterbi.c:54]   --->   Operation 1235 'dadd' 'p_3_44' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1236 [2/5] (2.89ns)   --->   "%p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46" [viterbi.c:54]   --->   Operation 1236 'dadd' 'p_3_45' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1237 [3/5] (2.89ns)   --->   "%p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1237 'dadd' 'p_3_46' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1238 [3/5] (2.89ns)   --->   "%p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48" [viterbi.c:54]   --->   Operation 1238 'dadd' 'p_3_47' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1239 [4/5] (2.89ns)   --->   "%p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49" [viterbi.c:54]   --->   Operation 1239 'dadd' 'p_3_48' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1240 [4/5] (2.89ns)   --->   "%p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1240 'dadd' 'p_3_49' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1241 [1/1] (0.00ns)   --->   "%bitcast_ln54_51 = bitcast i64 %transition_load_114" [viterbi.c:54]   --->   Operation 1241 'bitcast' 'bitcast_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1242 [5/5] (2.89ns)   --->   "%p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51" [viterbi.c:54]   --->   Operation 1242 'dadd' 'p_3_50' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln54_52 = bitcast i64 %transition_load_115" [viterbi.c:54]   --->   Operation 1243 'bitcast' 'bitcast_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1244 [5/5] (2.89ns)   --->   "%p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52" [viterbi.c:54]   --->   Operation 1244 'dadd' 'p_3_51' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1245 [1/2] (1.64ns)   --->   "%transition_load_116 = load i12 %transition_addr_116" [viterbi.c:54]   --->   Operation 1245 'load' 'transition_load_116' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1246 [1/2] (1.64ns)   --->   "%transition_load_117 = load i12 %transition_addr_117" [viterbi.c:54]   --->   Operation 1246 'load' 'transition_load_117' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1247 [1/2] (2.98ns)   --->   "%llike_load_118 = load i14 %llike_addr_119" [viterbi.c:54]   --->   Operation 1247 'load' 'llike_load_118' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_31 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i10 %zext_ln54_7_cast" [viterbi.c:54]   --->   Operation 1248 'sext' 'sext_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln54_123 = zext i12 %sext_ln54_14" [viterbi.c:54]   --->   Operation 1249 'zext' 'zext_ln54_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1250 [1/1] (0.00ns)   --->   "%transition_addr_118 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_123" [viterbi.c:54]   --->   Operation 1250 'getelementptr' 'transition_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1251 [2/2] (1.64ns)   --->   "%transition_load_118 = load i12 %transition_addr_118" [viterbi.c:54]   --->   Operation 1251 'load' 'transition_load_118' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1252 [1/2] (2.98ns)   --->   "%llike_load_119 = load i14 %llike_addr_120" [viterbi.c:54]   --->   Operation 1252 'load' 'llike_load_119' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_31 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i10 %add_ln54_6" [viterbi.c:54]   --->   Operation 1253 'sext' 'sext_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln54_124 = zext i12 %sext_ln54_15" [viterbi.c:54]   --->   Operation 1254 'zext' 'zext_ln54_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1255 [1/1] (0.00ns)   --->   "%transition_addr_119 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_124" [viterbi.c:54]   --->   Operation 1255 'getelementptr' 'transition_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1256 [2/2] (1.64ns)   --->   "%transition_load_119 = load i12 %transition_addr_119" [viterbi.c:54]   --->   Operation 1256 'load' 'transition_load_119' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1257 [2/2] (2.98ns)   --->   "%llike_load_120 = load i14 %llike_addr_121" [viterbi.c:54]   --->   Operation 1257 'load' 'llike_load_120' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_31 : Operation 1258 [2/2] (2.98ns)   --->   "%llike_load_121 = load i14 %llike_addr_122" [viterbi.c:54]   --->   Operation 1258 'load' 'llike_load_121' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 32 <SV = 31> <Delay = 2.98>
ST_32 : Operation 1259 [1/1] (0.00ns)   --->   "%or_ln54_59 = or i14 %tmp_s, i14 60" [viterbi.c:54]   --->   Operation 1259 'or' 'or_ln54_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln54_97 = zext i14 %or_ln54_59" [viterbi.c:54]   --->   Operation 1260 'zext' 'zext_ln54_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1261 [1/1] (0.00ns)   --->   "%llike_addr_123 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_97" [viterbi.c:54]   --->   Operation 1261 'getelementptr' 'llike_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1262 [1/1] (0.00ns)   --->   "%or_ln54_60 = or i14 %tmp_s, i14 61" [viterbi.c:54]   --->   Operation 1262 'or' 'or_ln54_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln54_98 = zext i14 %or_ln54_60" [viterbi.c:54]   --->   Operation 1263 'zext' 'zext_ln54_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1264 [1/1] (0.00ns)   --->   "%llike_addr_124 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_98" [viterbi.c:54]   --->   Operation 1264 'getelementptr' 'llike_addr_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1265 [2/2] (2.01ns)   --->   "%tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln55_18" [viterbi.c:55]   --->   Operation 1265 'dcmp' 'tmp_226' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1266 [1/5] (2.89ns)   --->   "%p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45" [viterbi.c:54]   --->   Operation 1266 'dadd' 'p_3_44' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1267 [1/5] (2.89ns)   --->   "%p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46" [viterbi.c:54]   --->   Operation 1267 'dadd' 'p_3_45' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1268 [2/5] (2.89ns)   --->   "%p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1268 'dadd' 'p_3_46' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1269 [2/5] (2.89ns)   --->   "%p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48" [viterbi.c:54]   --->   Operation 1269 'dadd' 'p_3_47' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1270 [3/5] (2.89ns)   --->   "%p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49" [viterbi.c:54]   --->   Operation 1270 'dadd' 'p_3_48' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1271 [3/5] (2.89ns)   --->   "%p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1271 'dadd' 'p_3_49' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1272 [4/5] (2.89ns)   --->   "%p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51" [viterbi.c:54]   --->   Operation 1272 'dadd' 'p_3_50' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1273 [4/5] (2.89ns)   --->   "%p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52" [viterbi.c:54]   --->   Operation 1273 'dadd' 'p_3_51' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln54_53 = bitcast i64 %transition_load_116" [viterbi.c:54]   --->   Operation 1274 'bitcast' 'bitcast_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1275 [5/5] (2.89ns)   --->   "%p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1275 'dadd' 'p_3_52' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln54_54 = bitcast i64 %transition_load_117" [viterbi.c:54]   --->   Operation 1276 'bitcast' 'bitcast_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1277 [5/5] (2.89ns)   --->   "%p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54" [viterbi.c:54]   --->   Operation 1277 'dadd' 'p_3_53' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1278 [1/2] (1.64ns)   --->   "%transition_load_118 = load i12 %transition_addr_118" [viterbi.c:54]   --->   Operation 1278 'load' 'transition_load_118' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1279 [1/2] (1.64ns)   --->   "%transition_load_119 = load i12 %transition_addr_119" [viterbi.c:54]   --->   Operation 1279 'load' 'transition_load_119' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1280 [1/2] (2.98ns)   --->   "%llike_load_120 = load i14 %llike_addr_121" [viterbi.c:54]   --->   Operation 1280 'load' 'llike_load_120' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_32 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln54_16 = sext i10 %add_ln54_7" [viterbi.c:54]   --->   Operation 1281 'sext' 'sext_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln54_125 = zext i12 %sext_ln54_16" [viterbi.c:54]   --->   Operation 1282 'zext' 'zext_ln54_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1283 [1/1] (0.00ns)   --->   "%transition_addr_120 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_125" [viterbi.c:54]   --->   Operation 1283 'getelementptr' 'transition_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1284 [2/2] (1.64ns)   --->   "%transition_load_120 = load i12 %transition_addr_120" [viterbi.c:54]   --->   Operation 1284 'load' 'transition_load_120' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1285 [1/2] (2.98ns)   --->   "%llike_load_121 = load i14 %llike_addr_122" [viterbi.c:54]   --->   Operation 1285 'load' 'llike_load_121' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_32 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln54_17 = sext i10 %add_ln54_8" [viterbi.c:54]   --->   Operation 1286 'sext' 'sext_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln54_126 = zext i12 %sext_ln54_17" [viterbi.c:54]   --->   Operation 1287 'zext' 'zext_ln54_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1288 [1/1] (0.00ns)   --->   "%transition_addr_121 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_126" [viterbi.c:54]   --->   Operation 1288 'getelementptr' 'transition_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1289 [2/2] (1.64ns)   --->   "%transition_load_121 = load i12 %transition_addr_121" [viterbi.c:54]   --->   Operation 1289 'load' 'transition_load_121' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1290 [2/2] (2.98ns)   --->   "%llike_load_122 = load i14 %llike_addr_123" [viterbi.c:54]   --->   Operation 1290 'load' 'llike_load_122' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_32 : Operation 1291 [2/2] (2.98ns)   --->   "%llike_load_123 = load i14 %llike_addr_124" [viterbi.c:54]   --->   Operation 1291 'load' 'llike_load_123' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 33 <SV = 32> <Delay = 2.98>
ST_33 : Operation 1292 [1/1] (0.00ns)   --->   "%or_ln54_61 = or i14 %tmp_s, i14 62" [viterbi.c:54]   --->   Operation 1292 'or' 'or_ln54_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln54_99 = zext i14 %or_ln54_61" [viterbi.c:54]   --->   Operation 1293 'zext' 'zext_ln54_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1294 [1/1] (0.00ns)   --->   "%llike_addr_125 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_99" [viterbi.c:54]   --->   Operation 1294 'getelementptr' 'llike_addr_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1295 [1/1] (0.00ns)   --->   "%or_ln54_62 = or i14 %tmp_s, i14 63" [viterbi.c:54]   --->   Operation 1295 'or' 'or_ln54_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln54_100 = zext i14 %or_ln54_62" [viterbi.c:54]   --->   Operation 1296 'zext' 'zext_ln54_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1297 [1/1] (0.00ns)   --->   "%llike_addr_126 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_100" [viterbi.c:54]   --->   Operation 1297 'getelementptr' 'llike_addr_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln55_22 = bitcast i64 %p_3_10" [viterbi.c:55]   --->   Operation 1298 'bitcast' 'bitcast_ln55_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_22, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1299 'partselect' 'tmp_224' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln55_22 = trunc i64 %bitcast_ln55_22" [viterbi.c:55]   --->   Operation 1300 'trunc' 'trunc_ln55_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln55_23 = bitcast i64 %select_ln55_18" [viterbi.c:55]   --->   Operation 1301 'bitcast' 'bitcast_ln55_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_23, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1302 'partselect' 'tmp_225' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln55_23 = trunc i64 %bitcast_ln55_23" [viterbi.c:55]   --->   Operation 1303 'trunc' 'trunc_ln55_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1304 [1/1] (0.61ns)   --->   "%icmp_ln55_44 = icmp_ne  i11 %tmp_224, i11 2047" [viterbi.c:55]   --->   Operation 1304 'icmp' 'icmp_ln55_44' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1305 [1/1] (0.98ns)   --->   "%icmp_ln55_45 = icmp_eq  i52 %trunc_ln55_22, i52 0" [viterbi.c:55]   --->   Operation 1305 'icmp' 'icmp_ln55_45' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_23)   --->   "%or_ln55_53 = or i1 %icmp_ln55_45, i1 %icmp_ln55_44" [viterbi.c:55]   --->   Operation 1306 'or' 'or_ln55_53' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1307 [1/1] (0.61ns)   --->   "%icmp_ln55_46 = icmp_ne  i11 %tmp_225, i11 2047" [viterbi.c:55]   --->   Operation 1307 'icmp' 'icmp_ln55_46' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1308 [1/1] (0.98ns)   --->   "%icmp_ln55_47 = icmp_eq  i52 %trunc_ln55_23, i52 0" [viterbi.c:55]   --->   Operation 1308 'icmp' 'icmp_ln55_47' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_23)   --->   "%or_ln55_54 = or i1 %icmp_ln55_47, i1 %icmp_ln55_46" [viterbi.c:55]   --->   Operation 1309 'or' 'or_ln55_54' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_23)   --->   "%and_ln55_22 = and i1 %or_ln55_53, i1 %or_ln55_54" [viterbi.c:55]   --->   Operation 1310 'and' 'and_ln55_22' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1311 [1/2] (2.01ns)   --->   "%tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln55_18" [viterbi.c:55]   --->   Operation 1311 'dcmp' 'tmp_226' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_23 = and i1 %and_ln55_22, i1 %tmp_226" [viterbi.c:55]   --->   Operation 1312 'and' 'and_ln55_23' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1313 [1/1] (0.41ns)   --->   "%select_ln55_21 = select i1 %and_ln55_23, i64 %p_3_10, i64 %select_ln55_18" [viterbi.c:55]   --->   Operation 1313 'select' 'select_ln55_21' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1314 [1/5] (2.89ns)   --->   "%p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1314 'dadd' 'p_3_46' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1315 [1/5] (2.89ns)   --->   "%p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48" [viterbi.c:54]   --->   Operation 1315 'dadd' 'p_3_47' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1316 [2/5] (2.89ns)   --->   "%p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49" [viterbi.c:54]   --->   Operation 1316 'dadd' 'p_3_48' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1317 [2/5] (2.89ns)   --->   "%p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1317 'dadd' 'p_3_49' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1318 [3/5] (2.89ns)   --->   "%p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51" [viterbi.c:54]   --->   Operation 1318 'dadd' 'p_3_50' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1319 [3/5] (2.89ns)   --->   "%p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52" [viterbi.c:54]   --->   Operation 1319 'dadd' 'p_3_51' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1320 [4/5] (2.89ns)   --->   "%p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1320 'dadd' 'p_3_52' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1321 [4/5] (2.89ns)   --->   "%p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54" [viterbi.c:54]   --->   Operation 1321 'dadd' 'p_3_53' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln54_55 = bitcast i64 %transition_load_118" [viterbi.c:54]   --->   Operation 1322 'bitcast' 'bitcast_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1323 [5/5] (2.89ns)   --->   "%p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55" [viterbi.c:54]   --->   Operation 1323 'dadd' 'p_3_54' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1324 [1/1] (0.00ns)   --->   "%bitcast_ln54_56 = bitcast i64 %transition_load_119" [viterbi.c:54]   --->   Operation 1324 'bitcast' 'bitcast_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1325 [5/5] (2.89ns)   --->   "%p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1325 'dadd' 'p_3_55' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1326 [1/2] (1.64ns)   --->   "%transition_load_120 = load i12 %transition_addr_120" [viterbi.c:54]   --->   Operation 1326 'load' 'transition_load_120' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1327 [1/2] (1.64ns)   --->   "%transition_load_121 = load i12 %transition_addr_121" [viterbi.c:54]   --->   Operation 1327 'load' 'transition_load_121' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1328 [1/2] (2.98ns)   --->   "%llike_load_122 = load i14 %llike_addr_123" [viterbi.c:54]   --->   Operation 1328 'load' 'llike_load_122' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_33 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln54_18 = sext i9 %zext_ln54_3_cast" [viterbi.c:54]   --->   Operation 1329 'sext' 'sext_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln54_127 = zext i12 %sext_ln54_18" [viterbi.c:54]   --->   Operation 1330 'zext' 'zext_ln54_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1331 [1/1] (0.00ns)   --->   "%transition_addr_122 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_127" [viterbi.c:54]   --->   Operation 1331 'getelementptr' 'transition_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1332 [2/2] (1.64ns)   --->   "%transition_load_122 = load i12 %transition_addr_122" [viterbi.c:54]   --->   Operation 1332 'load' 'transition_load_122' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1333 [1/2] (2.98ns)   --->   "%llike_load_123 = load i14 %llike_addr_124" [viterbi.c:54]   --->   Operation 1333 'load' 'llike_load_123' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_33 : Operation 1334 [1/1] (0.71ns)   --->   "%add_ln54_33 = add i9 %zext_ln52_3, i9 320" [viterbi.c:54]   --->   Operation 1334 'add' 'add_ln54_33' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i9 %add_ln54_33" [viterbi.c:54]   --->   Operation 1335 'sext' 'sext_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln54_128 = zext i12 %sext_ln54_19" [viterbi.c:54]   --->   Operation 1336 'zext' 'zext_ln54_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1337 [1/1] (0.00ns)   --->   "%transition_addr_123 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_128" [viterbi.c:54]   --->   Operation 1337 'getelementptr' 'transition_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1338 [2/2] (1.64ns)   --->   "%transition_load_123 = load i12 %transition_addr_123" [viterbi.c:54]   --->   Operation 1338 'load' 'transition_load_123' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1339 [2/2] (2.98ns)   --->   "%llike_load_124 = load i14 %llike_addr_125" [viterbi.c:54]   --->   Operation 1339 'load' 'llike_load_124' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_33 : Operation 1340 [2/2] (2.98ns)   --->   "%llike_load_125 = load i14 %llike_addr_126" [viterbi.c:54]   --->   Operation 1340 'load' 'llike_load_125' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 34 <SV = 33> <Delay = 2.98>
ST_34 : Operation 1341 [2/2] (2.01ns)   --->   "%tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln55_21" [viterbi.c:55]   --->   Operation 1341 'dcmp' 'tmp_229' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1342 [1/5] (2.89ns)   --->   "%p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49" [viterbi.c:54]   --->   Operation 1342 'dadd' 'p_3_48' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1343 [1/5] (2.89ns)   --->   "%p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1343 'dadd' 'p_3_49' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1344 [2/5] (2.89ns)   --->   "%p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51" [viterbi.c:54]   --->   Operation 1344 'dadd' 'p_3_50' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1345 [2/5] (2.89ns)   --->   "%p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52" [viterbi.c:54]   --->   Operation 1345 'dadd' 'p_3_51' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1346 [3/5] (2.89ns)   --->   "%p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1346 'dadd' 'p_3_52' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1347 [3/5] (2.89ns)   --->   "%p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54" [viterbi.c:54]   --->   Operation 1347 'dadd' 'p_3_53' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1348 [4/5] (2.89ns)   --->   "%p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55" [viterbi.c:54]   --->   Operation 1348 'dadd' 'p_3_54' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1349 [4/5] (2.89ns)   --->   "%p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1349 'dadd' 'p_3_55' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln54_57 = bitcast i64 %transition_load_120" [viterbi.c:54]   --->   Operation 1350 'bitcast' 'bitcast_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1351 [5/5] (2.89ns)   --->   "%p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57" [viterbi.c:54]   --->   Operation 1351 'dadd' 'p_3_56' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1352 [1/1] (0.00ns)   --->   "%bitcast_ln54_58 = bitcast i64 %transition_load_121" [viterbi.c:54]   --->   Operation 1352 'bitcast' 'bitcast_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1353 [5/5] (2.89ns)   --->   "%p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58" [viterbi.c:54]   --->   Operation 1353 'dadd' 'p_3_57' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1354 [1/2] (1.64ns)   --->   "%transition_load_122 = load i12 %transition_addr_122" [viterbi.c:54]   --->   Operation 1354 'load' 'transition_load_122' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 1355 [1/2] (1.64ns)   --->   "%transition_load_123 = load i12 %transition_addr_123" [viterbi.c:54]   --->   Operation 1355 'load' 'transition_load_123' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 1356 [1/2] (2.98ns)   --->   "%llike_load_124 = load i14 %llike_addr_125" [viterbi.c:54]   --->   Operation 1356 'load' 'llike_load_124' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_34 : Operation 1357 [1/1] (0.22ns)   --->   "%xor_ln54 = xor i8 %reuse_select, i8 128" [viterbi.c:54]   --->   Operation 1357 'xor' 'xor_ln54' <Predicate = (!tmp)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i8 %xor_ln54" [viterbi.c:54]   --->   Operation 1358 'sext' 'sext_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1359 [1/1] (0.00ns)   --->   "%zext_ln54_129 = zext i12 %sext_ln54_20" [viterbi.c:54]   --->   Operation 1359 'zext' 'zext_ln54_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1360 [1/1] (0.00ns)   --->   "%transition_addr_124 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_129" [viterbi.c:54]   --->   Operation 1360 'getelementptr' 'transition_addr_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1361 [2/2] (1.64ns)   --->   "%transition_load_124 = load i12 %transition_addr_124" [viterbi.c:54]   --->   Operation 1361 'load' 'transition_load_124' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 1362 [1/2] (2.98ns)   --->   "%llike_load_125 = load i14 %llike_addr_126" [viterbi.c:54]   --->   Operation 1362 'load' 'llike_load_125' <Predicate = (!tmp)> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_34 : Operation 1363 [1/1] (0.70ns)   --->   "%add_ln54_34 = add i9 %zext_ln52_3, i9 448" [viterbi.c:54]   --->   Operation 1363 'add' 'add_ln54_34' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln54_21 = sext i9 %add_ln54_34" [viterbi.c:54]   --->   Operation 1364 'sext' 'sext_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln54_130 = zext i12 %sext_ln54_21" [viterbi.c:54]   --->   Operation 1365 'zext' 'zext_ln54_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1366 [1/1] (0.00ns)   --->   "%transition_addr_125 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_130" [viterbi.c:54]   --->   Operation 1366 'getelementptr' 'transition_addr_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1367 [2/2] (1.64ns)   --->   "%transition_load_125 = load i12 %transition_addr_125" [viterbi.c:54]   --->   Operation 1367 'load' 'transition_load_125' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 1368 [1/1] (0.00ns)   --->   "%bitcast_ln55_24 = bitcast i64 %p_3_11" [viterbi.c:55]   --->   Operation 1368 'bitcast' 'bitcast_ln55_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_24, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1369 'partselect' 'tmp_227' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln55_24 = trunc i64 %bitcast_ln55_24" [viterbi.c:55]   --->   Operation 1370 'trunc' 'trunc_ln55_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1371 [1/1] (0.00ns)   --->   "%bitcast_ln55_25 = bitcast i64 %select_ln55_21" [viterbi.c:55]   --->   Operation 1371 'bitcast' 'bitcast_ln55_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_25, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1372 'partselect' 'tmp_228' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln55_25 = trunc i64 %bitcast_ln55_25" [viterbi.c:55]   --->   Operation 1373 'trunc' 'trunc_ln55_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1374 [1/1] (0.61ns)   --->   "%icmp_ln55_48 = icmp_ne  i11 %tmp_227, i11 2047" [viterbi.c:55]   --->   Operation 1374 'icmp' 'icmp_ln55_48' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1375 [1/1] (0.98ns)   --->   "%icmp_ln55_49 = icmp_eq  i52 %trunc_ln55_24, i52 0" [viterbi.c:55]   --->   Operation 1375 'icmp' 'icmp_ln55_49' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_25)   --->   "%or_ln55_55 = or i1 %icmp_ln55_49, i1 %icmp_ln55_48" [viterbi.c:55]   --->   Operation 1376 'or' 'or_ln55_55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1377 [1/1] (0.61ns)   --->   "%icmp_ln55_50 = icmp_ne  i11 %tmp_228, i11 2047" [viterbi.c:55]   --->   Operation 1377 'icmp' 'icmp_ln55_50' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1378 [1/1] (0.98ns)   --->   "%icmp_ln55_51 = icmp_eq  i52 %trunc_ln55_25, i52 0" [viterbi.c:55]   --->   Operation 1378 'icmp' 'icmp_ln55_51' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_25)   --->   "%or_ln55_56 = or i1 %icmp_ln55_51, i1 %icmp_ln55_50" [viterbi.c:55]   --->   Operation 1379 'or' 'or_ln55_56' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_25)   --->   "%and_ln55_24 = and i1 %or_ln55_55, i1 %or_ln55_56" [viterbi.c:55]   --->   Operation 1380 'and' 'and_ln55_24' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1381 [1/2] (2.01ns)   --->   "%tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln55_21" [viterbi.c:55]   --->   Operation 1381 'dcmp' 'tmp_229' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1382 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_25 = and i1 %and_ln55_24, i1 %tmp_229" [viterbi.c:55]   --->   Operation 1382 'and' 'and_ln55_25' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1383 [1/1] (0.41ns)   --->   "%select_ln55_22 = select i1 %and_ln55_25, i64 %p_3_11, i64 %select_ln55_21" [viterbi.c:55]   --->   Operation 1383 'select' 'select_ln55_22' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_24)   --->   "%select_ln55_23 = select i1 %and_ln55_25, i4 13, i4 12" [viterbi.c:55]   --->   Operation 1384 'select' 'select_ln55_23' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_24)   --->   "%or_ln55_5 = or i1 %and_ln55_25, i1 %and_ln55_23" [viterbi.c:55]   --->   Operation 1385 'or' 'or_ln55_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1386 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_24 = select i1 %or_ln55_5, i4 %select_ln55_23, i4 %select_ln55_20" [viterbi.c:55]   --->   Operation 1386 'select' 'select_ln55_24' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1387 [1/5] (2.89ns)   --->   "%p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51" [viterbi.c:54]   --->   Operation 1387 'dadd' 'p_3_50' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1388 [1/5] (2.89ns)   --->   "%p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52" [viterbi.c:54]   --->   Operation 1388 'dadd' 'p_3_51' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1389 [2/5] (2.89ns)   --->   "%p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1389 'dadd' 'p_3_52' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1390 [2/5] (2.89ns)   --->   "%p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54" [viterbi.c:54]   --->   Operation 1390 'dadd' 'p_3_53' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1391 [3/5] (2.89ns)   --->   "%p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55" [viterbi.c:54]   --->   Operation 1391 'dadd' 'p_3_54' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1392 [3/5] (2.89ns)   --->   "%p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1392 'dadd' 'p_3_55' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1393 [4/5] (2.89ns)   --->   "%p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57" [viterbi.c:54]   --->   Operation 1393 'dadd' 'p_3_56' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1394 [4/5] (2.89ns)   --->   "%p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58" [viterbi.c:54]   --->   Operation 1394 'dadd' 'p_3_57' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1395 [1/1] (0.00ns)   --->   "%bitcast_ln54_59 = bitcast i64 %transition_load_122" [viterbi.c:54]   --->   Operation 1395 'bitcast' 'bitcast_ln54_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1396 [5/5] (2.89ns)   --->   "%p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1396 'dadd' 'p_3_58' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1397 [1/1] (0.00ns)   --->   "%bitcast_ln54_60 = bitcast i64 %transition_load_123" [viterbi.c:54]   --->   Operation 1397 'bitcast' 'bitcast_ln54_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1398 [5/5] (2.89ns)   --->   "%p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60" [viterbi.c:54]   --->   Operation 1398 'dadd' 'p_3_59' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1399 [1/2] (1.64ns)   --->   "%transition_load_124 = load i12 %transition_addr_124" [viterbi.c:54]   --->   Operation 1399 'load' 'transition_load_124' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_35 : Operation 1400 [1/2] (1.64ns)   --->   "%transition_load_125 = load i12 %transition_addr_125" [viterbi.c:54]   --->   Operation 1400 'load' 'transition_load_125' <Predicate = (!tmp)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 1401 [2/2] (2.01ns)   --->   "%tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln55_22" [viterbi.c:55]   --->   Operation 1401 'dcmp' 'tmp_232' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1402 [1/5] (2.89ns)   --->   "%p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1402 'dadd' 'p_3_52' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1403 [1/5] (2.89ns)   --->   "%p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54" [viterbi.c:54]   --->   Operation 1403 'dadd' 'p_3_53' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1404 [2/5] (2.89ns)   --->   "%p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55" [viterbi.c:54]   --->   Operation 1404 'dadd' 'p_3_54' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1405 [2/5] (2.89ns)   --->   "%p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1405 'dadd' 'p_3_55' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1406 [3/5] (2.89ns)   --->   "%p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57" [viterbi.c:54]   --->   Operation 1406 'dadd' 'p_3_56' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1407 [3/5] (2.89ns)   --->   "%p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58" [viterbi.c:54]   --->   Operation 1407 'dadd' 'p_3_57' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1408 [4/5] (2.89ns)   --->   "%p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1408 'dadd' 'p_3_58' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1409 [4/5] (2.89ns)   --->   "%p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60" [viterbi.c:54]   --->   Operation 1409 'dadd' 'p_3_59' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1410 [1/1] (0.00ns)   --->   "%bitcast_ln54_61 = bitcast i64 %transition_load_124" [viterbi.c:54]   --->   Operation 1410 'bitcast' 'bitcast_ln54_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1411 [5/5] (2.89ns)   --->   "%p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61" [viterbi.c:54]   --->   Operation 1411 'dadd' 'p_3_60' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln54_62 = bitcast i64 %transition_load_125" [viterbi.c:54]   --->   Operation 1412 'bitcast' 'bitcast_ln54_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1413 [5/5] (2.89ns)   --->   "%p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1413 'dadd' 'p_3_61' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 1414 [1/1] (0.00ns)   --->   "%bitcast_ln55_26 = bitcast i64 %p_3_12" [viterbi.c:55]   --->   Operation 1414 'bitcast' 'bitcast_ln55_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_26, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1415 'partselect' 'tmp_230' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln55_26 = trunc i64 %bitcast_ln55_26" [viterbi.c:55]   --->   Operation 1416 'trunc' 'trunc_ln55_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1417 [1/1] (0.00ns)   --->   "%bitcast_ln55_27 = bitcast i64 %select_ln55_22" [viterbi.c:55]   --->   Operation 1417 'bitcast' 'bitcast_ln55_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_27, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1418 'partselect' 'tmp_231' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln55_27 = trunc i64 %bitcast_ln55_27" [viterbi.c:55]   --->   Operation 1419 'trunc' 'trunc_ln55_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1420 [1/1] (0.61ns)   --->   "%icmp_ln55_52 = icmp_ne  i11 %tmp_230, i11 2047" [viterbi.c:55]   --->   Operation 1420 'icmp' 'icmp_ln55_52' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1421 [1/1] (0.98ns)   --->   "%icmp_ln55_53 = icmp_eq  i52 %trunc_ln55_26, i52 0" [viterbi.c:55]   --->   Operation 1421 'icmp' 'icmp_ln55_53' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%or_ln55_57 = or i1 %icmp_ln55_53, i1 %icmp_ln55_52" [viterbi.c:55]   --->   Operation 1422 'or' 'or_ln55_57' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1423 [1/1] (0.61ns)   --->   "%icmp_ln55_54 = icmp_ne  i11 %tmp_231, i11 2047" [viterbi.c:55]   --->   Operation 1423 'icmp' 'icmp_ln55_54' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1424 [1/1] (0.98ns)   --->   "%icmp_ln55_55 = icmp_eq  i52 %trunc_ln55_27, i52 0" [viterbi.c:55]   --->   Operation 1424 'icmp' 'icmp_ln55_55' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%or_ln55_58 = or i1 %icmp_ln55_55, i1 %icmp_ln55_54" [viterbi.c:55]   --->   Operation 1425 'or' 'or_ln55_58' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%and_ln55_26 = and i1 %or_ln55_57, i1 %or_ln55_58" [viterbi.c:55]   --->   Operation 1426 'and' 'and_ln55_26' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1427 [1/2] (2.01ns)   --->   "%tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln55_22" [viterbi.c:55]   --->   Operation 1427 'dcmp' 'tmp_232' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1428 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_27 = and i1 %and_ln55_26, i1 %tmp_232" [viterbi.c:55]   --->   Operation 1428 'and' 'and_ln55_27' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1429 [1/1] (0.41ns)   --->   "%select_ln55_25 = select i1 %and_ln55_27, i64 %p_3_12, i64 %select_ln55_22" [viterbi.c:55]   --->   Operation 1429 'select' 'select_ln55_25' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1430 [1/5] (2.89ns)   --->   "%p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55" [viterbi.c:54]   --->   Operation 1430 'dadd' 'p_3_54' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1431 [1/5] (2.89ns)   --->   "%p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1431 'dadd' 'p_3_55' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1432 [2/5] (2.89ns)   --->   "%p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57" [viterbi.c:54]   --->   Operation 1432 'dadd' 'p_3_56' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1433 [2/5] (2.89ns)   --->   "%p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58" [viterbi.c:54]   --->   Operation 1433 'dadd' 'p_3_57' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1434 [3/5] (2.89ns)   --->   "%p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1434 'dadd' 'p_3_58' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1435 [3/5] (2.89ns)   --->   "%p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60" [viterbi.c:54]   --->   Operation 1435 'dadd' 'p_3_59' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1436 [4/5] (2.89ns)   --->   "%p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61" [viterbi.c:54]   --->   Operation 1436 'dadd' 'p_3_60' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1437 [4/5] (2.89ns)   --->   "%p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1437 'dadd' 'p_3_61' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 1438 [2/2] (2.01ns)   --->   "%tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln55_25" [viterbi.c:55]   --->   Operation 1438 'dcmp' 'tmp_235' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1439 [1/5] (2.89ns)   --->   "%p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57" [viterbi.c:54]   --->   Operation 1439 'dadd' 'p_3_56' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1440 [1/5] (2.89ns)   --->   "%p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58" [viterbi.c:54]   --->   Operation 1440 'dadd' 'p_3_57' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1441 [2/5] (2.89ns)   --->   "%p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1441 'dadd' 'p_3_58' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1442 [2/5] (2.89ns)   --->   "%p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60" [viterbi.c:54]   --->   Operation 1442 'dadd' 'p_3_59' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1443 [3/5] (2.89ns)   --->   "%p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61" [viterbi.c:54]   --->   Operation 1443 'dadd' 'p_3_60' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1444 [3/5] (2.89ns)   --->   "%p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1444 'dadd' 'p_3_61' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 1445 [1/1] (0.00ns)   --->   "%bitcast_ln55_28 = bitcast i64 %p_3_13" [viterbi.c:55]   --->   Operation 1445 'bitcast' 'bitcast_ln55_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_28, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1446 'partselect' 'tmp_233' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln55_28 = trunc i64 %bitcast_ln55_28" [viterbi.c:55]   --->   Operation 1447 'trunc' 'trunc_ln55_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1448 [1/1] (0.00ns)   --->   "%bitcast_ln55_29 = bitcast i64 %select_ln55_25" [viterbi.c:55]   --->   Operation 1448 'bitcast' 'bitcast_ln55_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_29, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1449 'partselect' 'tmp_234' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln55_29 = trunc i64 %bitcast_ln55_29" [viterbi.c:55]   --->   Operation 1450 'trunc' 'trunc_ln55_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1451 [1/1] (0.61ns)   --->   "%icmp_ln55_56 = icmp_ne  i11 %tmp_233, i11 2047" [viterbi.c:55]   --->   Operation 1451 'icmp' 'icmp_ln55_56' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1452 [1/1] (0.98ns)   --->   "%icmp_ln55_57 = icmp_eq  i52 %trunc_ln55_28, i52 0" [viterbi.c:55]   --->   Operation 1452 'icmp' 'icmp_ln55_57' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_29)   --->   "%or_ln55_59 = or i1 %icmp_ln55_57, i1 %icmp_ln55_56" [viterbi.c:55]   --->   Operation 1453 'or' 'or_ln55_59' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1454 [1/1] (0.61ns)   --->   "%icmp_ln55_58 = icmp_ne  i11 %tmp_234, i11 2047" [viterbi.c:55]   --->   Operation 1454 'icmp' 'icmp_ln55_58' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1455 [1/1] (0.98ns)   --->   "%icmp_ln55_59 = icmp_eq  i52 %trunc_ln55_29, i52 0" [viterbi.c:55]   --->   Operation 1455 'icmp' 'icmp_ln55_59' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_29)   --->   "%or_ln55_60 = or i1 %icmp_ln55_59, i1 %icmp_ln55_58" [viterbi.c:55]   --->   Operation 1456 'or' 'or_ln55_60' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_29)   --->   "%and_ln55_28 = and i1 %or_ln55_59, i1 %or_ln55_60" [viterbi.c:55]   --->   Operation 1457 'and' 'and_ln55_28' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1458 [1/2] (2.01ns)   --->   "%tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln55_25" [viterbi.c:55]   --->   Operation 1458 'dcmp' 'tmp_235' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1459 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_29 = and i1 %and_ln55_28, i1 %tmp_235" [viterbi.c:55]   --->   Operation 1459 'and' 'and_ln55_29' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1460 [1/1] (0.41ns)   --->   "%select_ln55_26 = select i1 %and_ln55_29, i64 %p_3_13, i64 %select_ln55_25" [viterbi.c:55]   --->   Operation 1460 'select' 'select_ln55_26' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_28)   --->   "%select_ln55_27 = select i1 %and_ln55_29, i4 15, i4 14" [viterbi.c:55]   --->   Operation 1461 'select' 'select_ln55_27' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_28)   --->   "%or_ln55_6 = or i1 %and_ln55_29, i1 %and_ln55_27" [viterbi.c:55]   --->   Operation 1462 'or' 'or_ln55_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1463 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_28 = select i1 %or_ln55_6, i4 %select_ln55_27, i4 %select_ln55_24" [viterbi.c:55]   --->   Operation 1463 'select' 'select_ln55_28' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1464 [1/5] (2.89ns)   --->   "%p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1464 'dadd' 'p_3_58' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1465 [1/5] (2.89ns)   --->   "%p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60" [viterbi.c:54]   --->   Operation 1465 'dadd' 'p_3_59' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1466 [2/5] (2.89ns)   --->   "%p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61" [viterbi.c:54]   --->   Operation 1466 'dadd' 'p_3_60' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1467 [2/5] (2.89ns)   --->   "%p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1467 'dadd' 'p_3_61' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 1468 [2/2] (2.01ns)   --->   "%tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln55_26" [viterbi.c:55]   --->   Operation 1468 'dcmp' 'tmp_238' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1469 [1/5] (2.89ns)   --->   "%p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61" [viterbi.c:54]   --->   Operation 1469 'dadd' 'p_3_60' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1470 [1/5] (2.89ns)   --->   "%p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1470 'dadd' 'p_3_61' <Predicate = (!tmp)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.54>
ST_41 : Operation 1471 [1/1] (0.00ns)   --->   "%bitcast_ln55_30 = bitcast i64 %p_3_14" [viterbi.c:55]   --->   Operation 1471 'bitcast' 'bitcast_ln55_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_30, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1472 'partselect' 'tmp_236' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln55_30 = trunc i64 %bitcast_ln55_30" [viterbi.c:55]   --->   Operation 1473 'trunc' 'trunc_ln55_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1474 [1/1] (0.00ns)   --->   "%bitcast_ln55_31 = bitcast i64 %select_ln55_26" [viterbi.c:55]   --->   Operation 1474 'bitcast' 'bitcast_ln55_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_31, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1475 'partselect' 'tmp_237' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln55_31 = trunc i64 %bitcast_ln55_31" [viterbi.c:55]   --->   Operation 1476 'trunc' 'trunc_ln55_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1477 [1/1] (0.61ns)   --->   "%icmp_ln55_60 = icmp_ne  i11 %tmp_236, i11 2047" [viterbi.c:55]   --->   Operation 1477 'icmp' 'icmp_ln55_60' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1478 [1/1] (0.98ns)   --->   "%icmp_ln55_61 = icmp_eq  i52 %trunc_ln55_30, i52 0" [viterbi.c:55]   --->   Operation 1478 'icmp' 'icmp_ln55_61' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_31)   --->   "%or_ln55_61 = or i1 %icmp_ln55_61, i1 %icmp_ln55_60" [viterbi.c:55]   --->   Operation 1479 'or' 'or_ln55_61' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1480 [1/1] (0.61ns)   --->   "%icmp_ln55_62 = icmp_ne  i11 %tmp_237, i11 2047" [viterbi.c:55]   --->   Operation 1480 'icmp' 'icmp_ln55_62' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1481 [1/1] (0.98ns)   --->   "%icmp_ln55_63 = icmp_eq  i52 %trunc_ln55_31, i52 0" [viterbi.c:55]   --->   Operation 1481 'icmp' 'icmp_ln55_63' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_31)   --->   "%or_ln55_62 = or i1 %icmp_ln55_63, i1 %icmp_ln55_62" [viterbi.c:55]   --->   Operation 1482 'or' 'or_ln55_62' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_31)   --->   "%and_ln55_30 = and i1 %or_ln55_61, i1 %or_ln55_62" [viterbi.c:55]   --->   Operation 1483 'and' 'and_ln55_30' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1484 [1/2] (2.01ns)   --->   "%tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln55_26" [viterbi.c:55]   --->   Operation 1484 'dcmp' 'tmp_238' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1485 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_31 = and i1 %and_ln55_30, i1 %tmp_238" [viterbi.c:55]   --->   Operation 1485 'and' 'and_ln55_31' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1486 [1/1] (0.41ns)   --->   "%select_ln55_29 = select i1 %and_ln55_31, i64 %p_3_14, i64 %select_ln55_26" [viterbi.c:55]   --->   Operation 1486 'select' 'select_ln55_29' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.01>
ST_42 : Operation 1487 [2/2] (2.01ns)   --->   "%tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln55_29" [viterbi.c:55]   --->   Operation 1487 'dcmp' 'tmp_241' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.54>
ST_43 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_32)   --->   "%zext_ln54_26 = zext i4 %select_ln55_28" [viterbi.c:54]   --->   Operation 1488 'zext' 'zext_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1489 [1/1] (0.00ns)   --->   "%bitcast_ln55_32 = bitcast i64 %p_3_15" [viterbi.c:55]   --->   Operation 1489 'bitcast' 'bitcast_ln55_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_32, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1490 'partselect' 'tmp_239' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln55_32 = trunc i64 %bitcast_ln55_32" [viterbi.c:55]   --->   Operation 1491 'trunc' 'trunc_ln55_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1492 [1/1] (0.00ns)   --->   "%bitcast_ln55_33 = bitcast i64 %select_ln55_29" [viterbi.c:55]   --->   Operation 1492 'bitcast' 'bitcast_ln55_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_33, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1493 'partselect' 'tmp_240' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln55_33 = trunc i64 %bitcast_ln55_33" [viterbi.c:55]   --->   Operation 1494 'trunc' 'trunc_ln55_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1495 [1/1] (0.61ns)   --->   "%icmp_ln55_64 = icmp_ne  i11 %tmp_239, i11 2047" [viterbi.c:55]   --->   Operation 1495 'icmp' 'icmp_ln55_64' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1496 [1/1] (0.98ns)   --->   "%icmp_ln55_65 = icmp_eq  i52 %trunc_ln55_32, i52 0" [viterbi.c:55]   --->   Operation 1496 'icmp' 'icmp_ln55_65' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_33)   --->   "%or_ln55_63 = or i1 %icmp_ln55_65, i1 %icmp_ln55_64" [viterbi.c:55]   --->   Operation 1497 'or' 'or_ln55_63' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1498 [1/1] (0.61ns)   --->   "%icmp_ln55_66 = icmp_ne  i11 %tmp_240, i11 2047" [viterbi.c:55]   --->   Operation 1498 'icmp' 'icmp_ln55_66' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1499 [1/1] (0.98ns)   --->   "%icmp_ln55_67 = icmp_eq  i52 %trunc_ln55_33, i52 0" [viterbi.c:55]   --->   Operation 1499 'icmp' 'icmp_ln55_67' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_33)   --->   "%or_ln55_64 = or i1 %icmp_ln55_67, i1 %icmp_ln55_66" [viterbi.c:55]   --->   Operation 1500 'or' 'or_ln55_64' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_33)   --->   "%and_ln55_32 = and i1 %or_ln55_63, i1 %or_ln55_64" [viterbi.c:55]   --->   Operation 1501 'and' 'and_ln55_32' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1502 [1/2] (2.01ns)   --->   "%tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln55_29" [viterbi.c:55]   --->   Operation 1502 'dcmp' 'tmp_241' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1503 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_33 = and i1 %and_ln55_32, i1 %tmp_241" [viterbi.c:55]   --->   Operation 1503 'and' 'and_ln55_33' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1504 [1/1] (0.41ns)   --->   "%select_ln55_30 = select i1 %and_ln55_33, i64 %p_3_15, i64 %select_ln55_29" [viterbi.c:55]   --->   Operation 1504 'select' 'select_ln55_30' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_32)   --->   "%select_ln55_31 = select i1 %and_ln55_33, i5 17, i5 16" [viterbi.c:55]   --->   Operation 1505 'select' 'select_ln55_31' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_32)   --->   "%or_ln55_7 = or i1 %and_ln55_33, i1 %and_ln55_31" [viterbi.c:55]   --->   Operation 1506 'or' 'or_ln55_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1507 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_32 = select i1 %or_ln55_7, i5 %select_ln55_31, i5 %zext_ln54_26" [viterbi.c:55]   --->   Operation 1507 'select' 'select_ln55_32' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.01>
ST_44 : Operation 1508 [2/2] (2.01ns)   --->   "%tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln55_30" [viterbi.c:55]   --->   Operation 1508 'dcmp' 'tmp_244' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.54>
ST_45 : Operation 1509 [1/1] (0.00ns)   --->   "%bitcast_ln55_34 = bitcast i64 %p_3_16" [viterbi.c:55]   --->   Operation 1509 'bitcast' 'bitcast_ln55_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_34, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1510 'partselect' 'tmp_242' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln55_34 = trunc i64 %bitcast_ln55_34" [viterbi.c:55]   --->   Operation 1511 'trunc' 'trunc_ln55_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1512 [1/1] (0.00ns)   --->   "%bitcast_ln55_35 = bitcast i64 %select_ln55_30" [viterbi.c:55]   --->   Operation 1512 'bitcast' 'bitcast_ln55_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_35, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1513 'partselect' 'tmp_243' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln55_35 = trunc i64 %bitcast_ln55_35" [viterbi.c:55]   --->   Operation 1514 'trunc' 'trunc_ln55_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1515 [1/1] (0.61ns)   --->   "%icmp_ln55_68 = icmp_ne  i11 %tmp_242, i11 2047" [viterbi.c:55]   --->   Operation 1515 'icmp' 'icmp_ln55_68' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1516 [1/1] (0.98ns)   --->   "%icmp_ln55_69 = icmp_eq  i52 %trunc_ln55_34, i52 0" [viterbi.c:55]   --->   Operation 1516 'icmp' 'icmp_ln55_69' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_35)   --->   "%or_ln55_65 = or i1 %icmp_ln55_69, i1 %icmp_ln55_68" [viterbi.c:55]   --->   Operation 1517 'or' 'or_ln55_65' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1518 [1/1] (0.61ns)   --->   "%icmp_ln55_70 = icmp_ne  i11 %tmp_243, i11 2047" [viterbi.c:55]   --->   Operation 1518 'icmp' 'icmp_ln55_70' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1519 [1/1] (0.98ns)   --->   "%icmp_ln55_71 = icmp_eq  i52 %trunc_ln55_35, i52 0" [viterbi.c:55]   --->   Operation 1519 'icmp' 'icmp_ln55_71' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_35)   --->   "%or_ln55_66 = or i1 %icmp_ln55_71, i1 %icmp_ln55_70" [viterbi.c:55]   --->   Operation 1520 'or' 'or_ln55_66' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_35)   --->   "%and_ln55_34 = and i1 %or_ln55_65, i1 %or_ln55_66" [viterbi.c:55]   --->   Operation 1521 'and' 'and_ln55_34' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1522 [1/2] (2.01ns)   --->   "%tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln55_30" [viterbi.c:55]   --->   Operation 1522 'dcmp' 'tmp_244' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1523 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_35 = and i1 %and_ln55_34, i1 %tmp_244" [viterbi.c:55]   --->   Operation 1523 'and' 'and_ln55_35' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1524 [1/1] (0.41ns)   --->   "%select_ln55_33 = select i1 %and_ln55_35, i64 %p_3_16, i64 %select_ln55_30" [viterbi.c:55]   --->   Operation 1524 'select' 'select_ln55_33' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.01>
ST_46 : Operation 1525 [2/2] (2.01ns)   --->   "%tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln55_33" [viterbi.c:55]   --->   Operation 1525 'dcmp' 'tmp_247' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.54>
ST_47 : Operation 1526 [1/1] (0.00ns)   --->   "%bitcast_ln55_36 = bitcast i64 %p_3_17" [viterbi.c:55]   --->   Operation 1526 'bitcast' 'bitcast_ln55_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_36, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1527 'partselect' 'tmp_245' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln55_36 = trunc i64 %bitcast_ln55_36" [viterbi.c:55]   --->   Operation 1528 'trunc' 'trunc_ln55_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1529 [1/1] (0.00ns)   --->   "%bitcast_ln55_37 = bitcast i64 %select_ln55_33" [viterbi.c:55]   --->   Operation 1529 'bitcast' 'bitcast_ln55_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_37, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1530 'partselect' 'tmp_246' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln55_37 = trunc i64 %bitcast_ln55_37" [viterbi.c:55]   --->   Operation 1531 'trunc' 'trunc_ln55_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1532 [1/1] (0.61ns)   --->   "%icmp_ln55_72 = icmp_ne  i11 %tmp_245, i11 2047" [viterbi.c:55]   --->   Operation 1532 'icmp' 'icmp_ln55_72' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1533 [1/1] (0.98ns)   --->   "%icmp_ln55_73 = icmp_eq  i52 %trunc_ln55_36, i52 0" [viterbi.c:55]   --->   Operation 1533 'icmp' 'icmp_ln55_73' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_37)   --->   "%or_ln55_67 = or i1 %icmp_ln55_73, i1 %icmp_ln55_72" [viterbi.c:55]   --->   Operation 1534 'or' 'or_ln55_67' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1535 [1/1] (0.61ns)   --->   "%icmp_ln55_74 = icmp_ne  i11 %tmp_246, i11 2047" [viterbi.c:55]   --->   Operation 1535 'icmp' 'icmp_ln55_74' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1536 [1/1] (0.98ns)   --->   "%icmp_ln55_75 = icmp_eq  i52 %trunc_ln55_37, i52 0" [viterbi.c:55]   --->   Operation 1536 'icmp' 'icmp_ln55_75' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_37)   --->   "%or_ln55_68 = or i1 %icmp_ln55_75, i1 %icmp_ln55_74" [viterbi.c:55]   --->   Operation 1537 'or' 'or_ln55_68' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_37)   --->   "%and_ln55_36 = and i1 %or_ln55_67, i1 %or_ln55_68" [viterbi.c:55]   --->   Operation 1538 'and' 'and_ln55_36' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1539 [1/2] (2.01ns)   --->   "%tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln55_33" [viterbi.c:55]   --->   Operation 1539 'dcmp' 'tmp_247' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1540 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_37 = and i1 %and_ln55_36, i1 %tmp_247" [viterbi.c:55]   --->   Operation 1540 'and' 'and_ln55_37' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1541 [1/1] (0.41ns)   --->   "%select_ln55_34 = select i1 %and_ln55_37, i64 %p_3_17, i64 %select_ln55_33" [viterbi.c:55]   --->   Operation 1541 'select' 'select_ln55_34' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_36)   --->   "%select_ln55_35 = select i1 %and_ln55_37, i5 19, i5 18" [viterbi.c:55]   --->   Operation 1542 'select' 'select_ln55_35' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_36)   --->   "%or_ln55_8 = or i1 %and_ln55_37, i1 %and_ln55_35" [viterbi.c:55]   --->   Operation 1543 'or' 'or_ln55_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1544 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_36 = select i1 %or_ln55_8, i5 %select_ln55_35, i5 %select_ln55_32" [viterbi.c:55]   --->   Operation 1544 'select' 'select_ln55_36' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.01>
ST_48 : Operation 1545 [2/2] (2.01ns)   --->   "%tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln55_34" [viterbi.c:55]   --->   Operation 1545 'dcmp' 'tmp_250' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.54>
ST_49 : Operation 1546 [1/1] (0.00ns)   --->   "%bitcast_ln55_38 = bitcast i64 %p_3_18" [viterbi.c:55]   --->   Operation 1546 'bitcast' 'bitcast_ln55_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_38, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1547 'partselect' 'tmp_248' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln55_38 = trunc i64 %bitcast_ln55_38" [viterbi.c:55]   --->   Operation 1548 'trunc' 'trunc_ln55_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1549 [1/1] (0.00ns)   --->   "%bitcast_ln55_39 = bitcast i64 %select_ln55_34" [viterbi.c:55]   --->   Operation 1549 'bitcast' 'bitcast_ln55_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_39, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1550 'partselect' 'tmp_249' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln55_39 = trunc i64 %bitcast_ln55_39" [viterbi.c:55]   --->   Operation 1551 'trunc' 'trunc_ln55_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1552 [1/1] (0.61ns)   --->   "%icmp_ln55_76 = icmp_ne  i11 %tmp_248, i11 2047" [viterbi.c:55]   --->   Operation 1552 'icmp' 'icmp_ln55_76' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1553 [1/1] (0.98ns)   --->   "%icmp_ln55_77 = icmp_eq  i52 %trunc_ln55_38, i52 0" [viterbi.c:55]   --->   Operation 1553 'icmp' 'icmp_ln55_77' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_39)   --->   "%or_ln55_69 = or i1 %icmp_ln55_77, i1 %icmp_ln55_76" [viterbi.c:55]   --->   Operation 1554 'or' 'or_ln55_69' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1555 [1/1] (0.61ns)   --->   "%icmp_ln55_78 = icmp_ne  i11 %tmp_249, i11 2047" [viterbi.c:55]   --->   Operation 1555 'icmp' 'icmp_ln55_78' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1556 [1/1] (0.98ns)   --->   "%icmp_ln55_79 = icmp_eq  i52 %trunc_ln55_39, i52 0" [viterbi.c:55]   --->   Operation 1556 'icmp' 'icmp_ln55_79' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_39)   --->   "%or_ln55_70 = or i1 %icmp_ln55_79, i1 %icmp_ln55_78" [viterbi.c:55]   --->   Operation 1557 'or' 'or_ln55_70' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_39)   --->   "%and_ln55_38 = and i1 %or_ln55_69, i1 %or_ln55_70" [viterbi.c:55]   --->   Operation 1558 'and' 'and_ln55_38' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1559 [1/2] (2.01ns)   --->   "%tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln55_34" [viterbi.c:55]   --->   Operation 1559 'dcmp' 'tmp_250' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1560 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_39 = and i1 %and_ln55_38, i1 %tmp_250" [viterbi.c:55]   --->   Operation 1560 'and' 'and_ln55_39' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1561 [1/1] (0.41ns)   --->   "%select_ln55_37 = select i1 %and_ln55_39, i64 %p_3_18, i64 %select_ln55_34" [viterbi.c:55]   --->   Operation 1561 'select' 'select_ln55_37' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.01>
ST_50 : Operation 1562 [2/2] (2.01ns)   --->   "%tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln55_37" [viterbi.c:55]   --->   Operation 1562 'dcmp' 'tmp_253' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.54>
ST_51 : Operation 1563 [1/1] (0.00ns)   --->   "%bitcast_ln55_40 = bitcast i64 %p_3_19" [viterbi.c:55]   --->   Operation 1563 'bitcast' 'bitcast_ln55_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_40, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1564 'partselect' 'tmp_251' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln55_40 = trunc i64 %bitcast_ln55_40" [viterbi.c:55]   --->   Operation 1565 'trunc' 'trunc_ln55_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1566 [1/1] (0.00ns)   --->   "%bitcast_ln55_41 = bitcast i64 %select_ln55_37" [viterbi.c:55]   --->   Operation 1566 'bitcast' 'bitcast_ln55_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_41, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1567 'partselect' 'tmp_252' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln55_41 = trunc i64 %bitcast_ln55_41" [viterbi.c:55]   --->   Operation 1568 'trunc' 'trunc_ln55_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1569 [1/1] (0.61ns)   --->   "%icmp_ln55_80 = icmp_ne  i11 %tmp_251, i11 2047" [viterbi.c:55]   --->   Operation 1569 'icmp' 'icmp_ln55_80' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1570 [1/1] (0.98ns)   --->   "%icmp_ln55_81 = icmp_eq  i52 %trunc_ln55_40, i52 0" [viterbi.c:55]   --->   Operation 1570 'icmp' 'icmp_ln55_81' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_41)   --->   "%or_ln55_71 = or i1 %icmp_ln55_81, i1 %icmp_ln55_80" [viterbi.c:55]   --->   Operation 1571 'or' 'or_ln55_71' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1572 [1/1] (0.61ns)   --->   "%icmp_ln55_82 = icmp_ne  i11 %tmp_252, i11 2047" [viterbi.c:55]   --->   Operation 1572 'icmp' 'icmp_ln55_82' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1573 [1/1] (0.98ns)   --->   "%icmp_ln55_83 = icmp_eq  i52 %trunc_ln55_41, i52 0" [viterbi.c:55]   --->   Operation 1573 'icmp' 'icmp_ln55_83' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_41)   --->   "%or_ln55_72 = or i1 %icmp_ln55_83, i1 %icmp_ln55_82" [viterbi.c:55]   --->   Operation 1574 'or' 'or_ln55_72' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_41)   --->   "%and_ln55_40 = and i1 %or_ln55_71, i1 %or_ln55_72" [viterbi.c:55]   --->   Operation 1575 'and' 'and_ln55_40' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1576 [1/2] (2.01ns)   --->   "%tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln55_37" [viterbi.c:55]   --->   Operation 1576 'dcmp' 'tmp_253' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_41 = and i1 %and_ln55_40, i1 %tmp_253" [viterbi.c:55]   --->   Operation 1577 'and' 'and_ln55_41' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1578 [1/1] (0.41ns)   --->   "%select_ln55_38 = select i1 %and_ln55_41, i64 %p_3_19, i64 %select_ln55_37" [viterbi.c:55]   --->   Operation 1578 'select' 'select_ln55_38' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_40)   --->   "%select_ln55_39 = select i1 %and_ln55_41, i5 21, i5 20" [viterbi.c:55]   --->   Operation 1579 'select' 'select_ln55_39' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_40)   --->   "%or_ln55_9 = or i1 %and_ln55_41, i1 %and_ln55_39" [viterbi.c:55]   --->   Operation 1580 'or' 'or_ln55_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1581 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_40 = select i1 %or_ln55_9, i5 %select_ln55_39, i5 %select_ln55_36" [viterbi.c:55]   --->   Operation 1581 'select' 'select_ln55_40' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.01>
ST_52 : Operation 1582 [2/2] (2.01ns)   --->   "%tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln55_38" [viterbi.c:55]   --->   Operation 1582 'dcmp' 'tmp_256' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.54>
ST_53 : Operation 1583 [1/1] (0.00ns)   --->   "%bitcast_ln55_42 = bitcast i64 %p_3_20" [viterbi.c:55]   --->   Operation 1583 'bitcast' 'bitcast_ln55_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_42, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1584 'partselect' 'tmp_254' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln55_42 = trunc i64 %bitcast_ln55_42" [viterbi.c:55]   --->   Operation 1585 'trunc' 'trunc_ln55_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1586 [1/1] (0.00ns)   --->   "%bitcast_ln55_43 = bitcast i64 %select_ln55_38" [viterbi.c:55]   --->   Operation 1586 'bitcast' 'bitcast_ln55_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_43, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1587 'partselect' 'tmp_255' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln55_43 = trunc i64 %bitcast_ln55_43" [viterbi.c:55]   --->   Operation 1588 'trunc' 'trunc_ln55_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1589 [1/1] (0.61ns)   --->   "%icmp_ln55_84 = icmp_ne  i11 %tmp_254, i11 2047" [viterbi.c:55]   --->   Operation 1589 'icmp' 'icmp_ln55_84' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1590 [1/1] (0.98ns)   --->   "%icmp_ln55_85 = icmp_eq  i52 %trunc_ln55_42, i52 0" [viterbi.c:55]   --->   Operation 1590 'icmp' 'icmp_ln55_85' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_43)   --->   "%or_ln55_73 = or i1 %icmp_ln55_85, i1 %icmp_ln55_84" [viterbi.c:55]   --->   Operation 1591 'or' 'or_ln55_73' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1592 [1/1] (0.61ns)   --->   "%icmp_ln55_86 = icmp_ne  i11 %tmp_255, i11 2047" [viterbi.c:55]   --->   Operation 1592 'icmp' 'icmp_ln55_86' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1593 [1/1] (0.98ns)   --->   "%icmp_ln55_87 = icmp_eq  i52 %trunc_ln55_43, i52 0" [viterbi.c:55]   --->   Operation 1593 'icmp' 'icmp_ln55_87' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_43)   --->   "%or_ln55_74 = or i1 %icmp_ln55_87, i1 %icmp_ln55_86" [viterbi.c:55]   --->   Operation 1594 'or' 'or_ln55_74' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_43)   --->   "%and_ln55_42 = and i1 %or_ln55_73, i1 %or_ln55_74" [viterbi.c:55]   --->   Operation 1595 'and' 'and_ln55_42' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1596 [1/2] (2.01ns)   --->   "%tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln55_38" [viterbi.c:55]   --->   Operation 1596 'dcmp' 'tmp_256' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1597 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_43 = and i1 %and_ln55_42, i1 %tmp_256" [viterbi.c:55]   --->   Operation 1597 'and' 'and_ln55_43' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1598 [1/1] (0.41ns)   --->   "%select_ln55_41 = select i1 %and_ln55_43, i64 %p_3_20, i64 %select_ln55_38" [viterbi.c:55]   --->   Operation 1598 'select' 'select_ln55_41' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.01>
ST_54 : Operation 1599 [2/2] (2.01ns)   --->   "%tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln55_41" [viterbi.c:55]   --->   Operation 1599 'dcmp' 'tmp_259' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.54>
ST_55 : Operation 1600 [1/1] (0.00ns)   --->   "%bitcast_ln55_44 = bitcast i64 %p_3_21" [viterbi.c:55]   --->   Operation 1600 'bitcast' 'bitcast_ln55_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_44, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1601 'partselect' 'tmp_257' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln55_44 = trunc i64 %bitcast_ln55_44" [viterbi.c:55]   --->   Operation 1602 'trunc' 'trunc_ln55_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 1603 [1/1] (0.00ns)   --->   "%bitcast_ln55_45 = bitcast i64 %select_ln55_41" [viterbi.c:55]   --->   Operation 1603 'bitcast' 'bitcast_ln55_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_45, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1604 'partselect' 'tmp_258' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 1605 [1/1] (0.00ns)   --->   "%trunc_ln55_45 = trunc i64 %bitcast_ln55_45" [viterbi.c:55]   --->   Operation 1605 'trunc' 'trunc_ln55_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 1606 [1/1] (0.61ns)   --->   "%icmp_ln55_88 = icmp_ne  i11 %tmp_257, i11 2047" [viterbi.c:55]   --->   Operation 1606 'icmp' 'icmp_ln55_88' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1607 [1/1] (0.98ns)   --->   "%icmp_ln55_89 = icmp_eq  i52 %trunc_ln55_44, i52 0" [viterbi.c:55]   --->   Operation 1607 'icmp' 'icmp_ln55_89' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_45)   --->   "%or_ln55_75 = or i1 %icmp_ln55_89, i1 %icmp_ln55_88" [viterbi.c:55]   --->   Operation 1608 'or' 'or_ln55_75' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1609 [1/1] (0.61ns)   --->   "%icmp_ln55_90 = icmp_ne  i11 %tmp_258, i11 2047" [viterbi.c:55]   --->   Operation 1609 'icmp' 'icmp_ln55_90' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1610 [1/1] (0.98ns)   --->   "%icmp_ln55_91 = icmp_eq  i52 %trunc_ln55_45, i52 0" [viterbi.c:55]   --->   Operation 1610 'icmp' 'icmp_ln55_91' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_45)   --->   "%or_ln55_76 = or i1 %icmp_ln55_91, i1 %icmp_ln55_90" [viterbi.c:55]   --->   Operation 1611 'or' 'or_ln55_76' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_45)   --->   "%and_ln55_44 = and i1 %or_ln55_75, i1 %or_ln55_76" [viterbi.c:55]   --->   Operation 1612 'and' 'and_ln55_44' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1613 [1/2] (2.01ns)   --->   "%tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln55_41" [viterbi.c:55]   --->   Operation 1613 'dcmp' 'tmp_259' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1614 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_45 = and i1 %and_ln55_44, i1 %tmp_259" [viterbi.c:55]   --->   Operation 1614 'and' 'and_ln55_45' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1615 [1/1] (0.41ns)   --->   "%select_ln55_42 = select i1 %and_ln55_45, i64 %p_3_21, i64 %select_ln55_41" [viterbi.c:55]   --->   Operation 1615 'select' 'select_ln55_42' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_44)   --->   "%select_ln55_43 = select i1 %and_ln55_45, i5 23, i5 22" [viterbi.c:55]   --->   Operation 1616 'select' 'select_ln55_43' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_44)   --->   "%or_ln55_10 = or i1 %and_ln55_45, i1 %and_ln55_43" [viterbi.c:55]   --->   Operation 1617 'or' 'or_ln55_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1618 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_44 = select i1 %or_ln55_10, i5 %select_ln55_43, i5 %select_ln55_40" [viterbi.c:55]   --->   Operation 1618 'select' 'select_ln55_44' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.01>
ST_56 : Operation 1619 [2/2] (2.01ns)   --->   "%tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln55_42" [viterbi.c:55]   --->   Operation 1619 'dcmp' 'tmp_262' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.54>
ST_57 : Operation 1620 [1/1] (0.00ns)   --->   "%bitcast_ln55_46 = bitcast i64 %p_3_22" [viterbi.c:55]   --->   Operation 1620 'bitcast' 'bitcast_ln55_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_46, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1621 'partselect' 'tmp_260' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln55_46 = trunc i64 %bitcast_ln55_46" [viterbi.c:55]   --->   Operation 1622 'trunc' 'trunc_ln55_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 1623 [1/1] (0.00ns)   --->   "%bitcast_ln55_47 = bitcast i64 %select_ln55_42" [viterbi.c:55]   --->   Operation 1623 'bitcast' 'bitcast_ln55_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_47, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1624 'partselect' 'tmp_261' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln55_47 = trunc i64 %bitcast_ln55_47" [viterbi.c:55]   --->   Operation 1625 'trunc' 'trunc_ln55_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 1626 [1/1] (0.61ns)   --->   "%icmp_ln55_92 = icmp_ne  i11 %tmp_260, i11 2047" [viterbi.c:55]   --->   Operation 1626 'icmp' 'icmp_ln55_92' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1627 [1/1] (0.98ns)   --->   "%icmp_ln55_93 = icmp_eq  i52 %trunc_ln55_46, i52 0" [viterbi.c:55]   --->   Operation 1627 'icmp' 'icmp_ln55_93' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_47)   --->   "%or_ln55_77 = or i1 %icmp_ln55_93, i1 %icmp_ln55_92" [viterbi.c:55]   --->   Operation 1628 'or' 'or_ln55_77' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1629 [1/1] (0.61ns)   --->   "%icmp_ln55_94 = icmp_ne  i11 %tmp_261, i11 2047" [viterbi.c:55]   --->   Operation 1629 'icmp' 'icmp_ln55_94' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1630 [1/1] (0.98ns)   --->   "%icmp_ln55_95 = icmp_eq  i52 %trunc_ln55_47, i52 0" [viterbi.c:55]   --->   Operation 1630 'icmp' 'icmp_ln55_95' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_47)   --->   "%or_ln55_78 = or i1 %icmp_ln55_95, i1 %icmp_ln55_94" [viterbi.c:55]   --->   Operation 1631 'or' 'or_ln55_78' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_47)   --->   "%and_ln55_46 = and i1 %or_ln55_77, i1 %or_ln55_78" [viterbi.c:55]   --->   Operation 1632 'and' 'and_ln55_46' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1633 [1/2] (2.01ns)   --->   "%tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln55_42" [viterbi.c:55]   --->   Operation 1633 'dcmp' 'tmp_262' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1634 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_47 = and i1 %and_ln55_46, i1 %tmp_262" [viterbi.c:55]   --->   Operation 1634 'and' 'and_ln55_47' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1635 [1/1] (0.41ns)   --->   "%select_ln55_45 = select i1 %and_ln55_47, i64 %p_3_22, i64 %select_ln55_42" [viterbi.c:55]   --->   Operation 1635 'select' 'select_ln55_45' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.01>
ST_58 : Operation 1636 [2/2] (2.01ns)   --->   "%tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln55_45" [viterbi.c:55]   --->   Operation 1636 'dcmp' 'tmp_265' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.54>
ST_59 : Operation 1637 [1/1] (0.00ns)   --->   "%bitcast_ln55_48 = bitcast i64 %p_3_23" [viterbi.c:55]   --->   Operation 1637 'bitcast' 'bitcast_ln55_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_48, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1638 'partselect' 'tmp_263' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 1639 [1/1] (0.00ns)   --->   "%trunc_ln55_48 = trunc i64 %bitcast_ln55_48" [viterbi.c:55]   --->   Operation 1639 'trunc' 'trunc_ln55_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 1640 [1/1] (0.00ns)   --->   "%bitcast_ln55_49 = bitcast i64 %select_ln55_45" [viterbi.c:55]   --->   Operation 1640 'bitcast' 'bitcast_ln55_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_49, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1641 'partselect' 'tmp_264' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln55_49 = trunc i64 %bitcast_ln55_49" [viterbi.c:55]   --->   Operation 1642 'trunc' 'trunc_ln55_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 1643 [1/1] (0.61ns)   --->   "%icmp_ln55_96 = icmp_ne  i11 %tmp_263, i11 2047" [viterbi.c:55]   --->   Operation 1643 'icmp' 'icmp_ln55_96' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1644 [1/1] (0.98ns)   --->   "%icmp_ln55_97 = icmp_eq  i52 %trunc_ln55_48, i52 0" [viterbi.c:55]   --->   Operation 1644 'icmp' 'icmp_ln55_97' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_49)   --->   "%or_ln55_79 = or i1 %icmp_ln55_97, i1 %icmp_ln55_96" [viterbi.c:55]   --->   Operation 1645 'or' 'or_ln55_79' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1646 [1/1] (0.61ns)   --->   "%icmp_ln55_98 = icmp_ne  i11 %tmp_264, i11 2047" [viterbi.c:55]   --->   Operation 1646 'icmp' 'icmp_ln55_98' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1647 [1/1] (0.98ns)   --->   "%icmp_ln55_99 = icmp_eq  i52 %trunc_ln55_49, i52 0" [viterbi.c:55]   --->   Operation 1647 'icmp' 'icmp_ln55_99' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_49)   --->   "%or_ln55_80 = or i1 %icmp_ln55_99, i1 %icmp_ln55_98" [viterbi.c:55]   --->   Operation 1648 'or' 'or_ln55_80' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_49)   --->   "%and_ln55_48 = and i1 %or_ln55_79, i1 %or_ln55_80" [viterbi.c:55]   --->   Operation 1649 'and' 'and_ln55_48' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1650 [1/2] (2.01ns)   --->   "%tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln55_45" [viterbi.c:55]   --->   Operation 1650 'dcmp' 'tmp_265' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1651 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_49 = and i1 %and_ln55_48, i1 %tmp_265" [viterbi.c:55]   --->   Operation 1651 'and' 'and_ln55_49' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1652 [1/1] (0.41ns)   --->   "%select_ln55_46 = select i1 %and_ln55_49, i64 %p_3_23, i64 %select_ln55_45" [viterbi.c:55]   --->   Operation 1652 'select' 'select_ln55_46' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_48)   --->   "%select_ln55_47 = select i1 %and_ln55_49, i5 25, i5 24" [viterbi.c:55]   --->   Operation 1653 'select' 'select_ln55_47' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_48)   --->   "%or_ln55_11 = or i1 %and_ln55_49, i1 %and_ln55_47" [viterbi.c:55]   --->   Operation 1654 'or' 'or_ln55_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1655 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_48 = select i1 %or_ln55_11, i5 %select_ln55_47, i5 %select_ln55_44" [viterbi.c:55]   --->   Operation 1655 'select' 'select_ln55_48' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.01>
ST_60 : Operation 1656 [2/2] (2.01ns)   --->   "%tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln55_46" [viterbi.c:55]   --->   Operation 1656 'dcmp' 'tmp_268' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.54>
ST_61 : Operation 1657 [1/1] (0.00ns)   --->   "%bitcast_ln55_50 = bitcast i64 %p_3_24" [viterbi.c:55]   --->   Operation 1657 'bitcast' 'bitcast_ln55_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_50, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1658 'partselect' 'tmp_266' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln55_50 = trunc i64 %bitcast_ln55_50" [viterbi.c:55]   --->   Operation 1659 'trunc' 'trunc_ln55_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 1660 [1/1] (0.00ns)   --->   "%bitcast_ln55_51 = bitcast i64 %select_ln55_46" [viterbi.c:55]   --->   Operation 1660 'bitcast' 'bitcast_ln55_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_51, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1661 'partselect' 'tmp_267' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln55_51 = trunc i64 %bitcast_ln55_51" [viterbi.c:55]   --->   Operation 1662 'trunc' 'trunc_ln55_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 1663 [1/1] (0.61ns)   --->   "%icmp_ln55_100 = icmp_ne  i11 %tmp_266, i11 2047" [viterbi.c:55]   --->   Operation 1663 'icmp' 'icmp_ln55_100' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1664 [1/1] (0.98ns)   --->   "%icmp_ln55_101 = icmp_eq  i52 %trunc_ln55_50, i52 0" [viterbi.c:55]   --->   Operation 1664 'icmp' 'icmp_ln55_101' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_51)   --->   "%or_ln55_81 = or i1 %icmp_ln55_101, i1 %icmp_ln55_100" [viterbi.c:55]   --->   Operation 1665 'or' 'or_ln55_81' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1666 [1/1] (0.61ns)   --->   "%icmp_ln55_102 = icmp_ne  i11 %tmp_267, i11 2047" [viterbi.c:55]   --->   Operation 1666 'icmp' 'icmp_ln55_102' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1667 [1/1] (0.98ns)   --->   "%icmp_ln55_103 = icmp_eq  i52 %trunc_ln55_51, i52 0" [viterbi.c:55]   --->   Operation 1667 'icmp' 'icmp_ln55_103' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_51)   --->   "%or_ln55_82 = or i1 %icmp_ln55_103, i1 %icmp_ln55_102" [viterbi.c:55]   --->   Operation 1668 'or' 'or_ln55_82' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_51)   --->   "%and_ln55_50 = and i1 %or_ln55_81, i1 %or_ln55_82" [viterbi.c:55]   --->   Operation 1669 'and' 'and_ln55_50' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1670 [1/2] (2.01ns)   --->   "%tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln55_46" [viterbi.c:55]   --->   Operation 1670 'dcmp' 'tmp_268' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_51 = and i1 %and_ln55_50, i1 %tmp_268" [viterbi.c:55]   --->   Operation 1671 'and' 'and_ln55_51' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1672 [1/1] (0.41ns)   --->   "%select_ln55_49 = select i1 %and_ln55_51, i64 %p_3_24, i64 %select_ln55_46" [viterbi.c:55]   --->   Operation 1672 'select' 'select_ln55_49' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.01>
ST_62 : Operation 1673 [2/2] (2.01ns)   --->   "%tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln55_49" [viterbi.c:55]   --->   Operation 1673 'dcmp' 'tmp_271' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.54>
ST_63 : Operation 1674 [1/1] (0.00ns)   --->   "%bitcast_ln55_52 = bitcast i64 %p_3_25" [viterbi.c:55]   --->   Operation 1674 'bitcast' 'bitcast_ln55_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_52, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1675 'partselect' 'tmp_269' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln55_52 = trunc i64 %bitcast_ln55_52" [viterbi.c:55]   --->   Operation 1676 'trunc' 'trunc_ln55_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 1677 [1/1] (0.00ns)   --->   "%bitcast_ln55_53 = bitcast i64 %select_ln55_49" [viterbi.c:55]   --->   Operation 1677 'bitcast' 'bitcast_ln55_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_53, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1678 'partselect' 'tmp_270' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 1679 [1/1] (0.00ns)   --->   "%trunc_ln55_53 = trunc i64 %bitcast_ln55_53" [viterbi.c:55]   --->   Operation 1679 'trunc' 'trunc_ln55_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 1680 [1/1] (0.61ns)   --->   "%icmp_ln55_104 = icmp_ne  i11 %tmp_269, i11 2047" [viterbi.c:55]   --->   Operation 1680 'icmp' 'icmp_ln55_104' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1681 [1/1] (0.98ns)   --->   "%icmp_ln55_105 = icmp_eq  i52 %trunc_ln55_52, i52 0" [viterbi.c:55]   --->   Operation 1681 'icmp' 'icmp_ln55_105' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_53)   --->   "%or_ln55_83 = or i1 %icmp_ln55_105, i1 %icmp_ln55_104" [viterbi.c:55]   --->   Operation 1682 'or' 'or_ln55_83' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1683 [1/1] (0.61ns)   --->   "%icmp_ln55_106 = icmp_ne  i11 %tmp_270, i11 2047" [viterbi.c:55]   --->   Operation 1683 'icmp' 'icmp_ln55_106' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1684 [1/1] (0.98ns)   --->   "%icmp_ln55_107 = icmp_eq  i52 %trunc_ln55_53, i52 0" [viterbi.c:55]   --->   Operation 1684 'icmp' 'icmp_ln55_107' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_53)   --->   "%or_ln55_84 = or i1 %icmp_ln55_107, i1 %icmp_ln55_106" [viterbi.c:55]   --->   Operation 1685 'or' 'or_ln55_84' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_53)   --->   "%and_ln55_52 = and i1 %or_ln55_83, i1 %or_ln55_84" [viterbi.c:55]   --->   Operation 1686 'and' 'and_ln55_52' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1687 [1/2] (2.01ns)   --->   "%tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln55_49" [viterbi.c:55]   --->   Operation 1687 'dcmp' 'tmp_271' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_53 = and i1 %and_ln55_52, i1 %tmp_271" [viterbi.c:55]   --->   Operation 1688 'and' 'and_ln55_53' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1689 [1/1] (0.41ns)   --->   "%select_ln55_50 = select i1 %and_ln55_53, i64 %p_3_25, i64 %select_ln55_49" [viterbi.c:55]   --->   Operation 1689 'select' 'select_ln55_50' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_52)   --->   "%select_ln55_51 = select i1 %and_ln55_53, i5 27, i5 26" [viterbi.c:55]   --->   Operation 1690 'select' 'select_ln55_51' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_52)   --->   "%or_ln55_12 = or i1 %and_ln55_53, i1 %and_ln55_51" [viterbi.c:55]   --->   Operation 1691 'or' 'or_ln55_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1692 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_52 = select i1 %or_ln55_12, i5 %select_ln55_51, i5 %select_ln55_48" [viterbi.c:55]   --->   Operation 1692 'select' 'select_ln55_52' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.01>
ST_64 : Operation 1693 [2/2] (2.01ns)   --->   "%tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln55_50" [viterbi.c:55]   --->   Operation 1693 'dcmp' 'tmp_274' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.54>
ST_65 : Operation 1694 [1/1] (0.00ns)   --->   "%bitcast_ln55_54 = bitcast i64 %p_3_26" [viterbi.c:55]   --->   Operation 1694 'bitcast' 'bitcast_ln55_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_54, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1695 'partselect' 'tmp_272' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 1696 [1/1] (0.00ns)   --->   "%trunc_ln55_54 = trunc i64 %bitcast_ln55_54" [viterbi.c:55]   --->   Operation 1696 'trunc' 'trunc_ln55_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 1697 [1/1] (0.00ns)   --->   "%bitcast_ln55_55 = bitcast i64 %select_ln55_50" [viterbi.c:55]   --->   Operation 1697 'bitcast' 'bitcast_ln55_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_55, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1698 'partselect' 'tmp_273' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln55_55 = trunc i64 %bitcast_ln55_55" [viterbi.c:55]   --->   Operation 1699 'trunc' 'trunc_ln55_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 1700 [1/1] (0.61ns)   --->   "%icmp_ln55_108 = icmp_ne  i11 %tmp_272, i11 2047" [viterbi.c:55]   --->   Operation 1700 'icmp' 'icmp_ln55_108' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1701 [1/1] (0.98ns)   --->   "%icmp_ln55_109 = icmp_eq  i52 %trunc_ln55_54, i52 0" [viterbi.c:55]   --->   Operation 1701 'icmp' 'icmp_ln55_109' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_55)   --->   "%or_ln55_85 = or i1 %icmp_ln55_109, i1 %icmp_ln55_108" [viterbi.c:55]   --->   Operation 1702 'or' 'or_ln55_85' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1703 [1/1] (0.61ns)   --->   "%icmp_ln55_110 = icmp_ne  i11 %tmp_273, i11 2047" [viterbi.c:55]   --->   Operation 1703 'icmp' 'icmp_ln55_110' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1704 [1/1] (0.98ns)   --->   "%icmp_ln55_111 = icmp_eq  i52 %trunc_ln55_55, i52 0" [viterbi.c:55]   --->   Operation 1704 'icmp' 'icmp_ln55_111' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_55)   --->   "%or_ln55_86 = or i1 %icmp_ln55_111, i1 %icmp_ln55_110" [viterbi.c:55]   --->   Operation 1705 'or' 'or_ln55_86' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_55)   --->   "%and_ln55_54 = and i1 %or_ln55_85, i1 %or_ln55_86" [viterbi.c:55]   --->   Operation 1706 'and' 'and_ln55_54' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1707 [1/2] (2.01ns)   --->   "%tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln55_50" [viterbi.c:55]   --->   Operation 1707 'dcmp' 'tmp_274' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1708 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_55 = and i1 %and_ln55_54, i1 %tmp_274" [viterbi.c:55]   --->   Operation 1708 'and' 'and_ln55_55' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1709 [1/1] (0.41ns)   --->   "%select_ln55_53 = select i1 %and_ln55_55, i64 %p_3_26, i64 %select_ln55_50" [viterbi.c:55]   --->   Operation 1709 'select' 'select_ln55_53' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.01>
ST_66 : Operation 1710 [2/2] (2.01ns)   --->   "%tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln55_53" [viterbi.c:55]   --->   Operation 1710 'dcmp' 'tmp_277' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.54>
ST_67 : Operation 1711 [1/1] (0.00ns)   --->   "%bitcast_ln55_56 = bitcast i64 %p_3_27" [viterbi.c:55]   --->   Operation 1711 'bitcast' 'bitcast_ln55_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_56, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1712 'partselect' 'tmp_275' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln55_56 = trunc i64 %bitcast_ln55_56" [viterbi.c:55]   --->   Operation 1713 'trunc' 'trunc_ln55_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 1714 [1/1] (0.00ns)   --->   "%bitcast_ln55_57 = bitcast i64 %select_ln55_53" [viterbi.c:55]   --->   Operation 1714 'bitcast' 'bitcast_ln55_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_57, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1715 'partselect' 'tmp_276' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 1716 [1/1] (0.00ns)   --->   "%trunc_ln55_57 = trunc i64 %bitcast_ln55_57" [viterbi.c:55]   --->   Operation 1716 'trunc' 'trunc_ln55_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 1717 [1/1] (0.61ns)   --->   "%icmp_ln55_112 = icmp_ne  i11 %tmp_275, i11 2047" [viterbi.c:55]   --->   Operation 1717 'icmp' 'icmp_ln55_112' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1718 [1/1] (0.98ns)   --->   "%icmp_ln55_113 = icmp_eq  i52 %trunc_ln55_56, i52 0" [viterbi.c:55]   --->   Operation 1718 'icmp' 'icmp_ln55_113' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_57)   --->   "%or_ln55_87 = or i1 %icmp_ln55_113, i1 %icmp_ln55_112" [viterbi.c:55]   --->   Operation 1719 'or' 'or_ln55_87' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1720 [1/1] (0.61ns)   --->   "%icmp_ln55_114 = icmp_ne  i11 %tmp_276, i11 2047" [viterbi.c:55]   --->   Operation 1720 'icmp' 'icmp_ln55_114' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1721 [1/1] (0.98ns)   --->   "%icmp_ln55_115 = icmp_eq  i52 %trunc_ln55_57, i52 0" [viterbi.c:55]   --->   Operation 1721 'icmp' 'icmp_ln55_115' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_57)   --->   "%or_ln55_88 = or i1 %icmp_ln55_115, i1 %icmp_ln55_114" [viterbi.c:55]   --->   Operation 1722 'or' 'or_ln55_88' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_57)   --->   "%and_ln55_56 = and i1 %or_ln55_87, i1 %or_ln55_88" [viterbi.c:55]   --->   Operation 1723 'and' 'and_ln55_56' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1724 [1/2] (2.01ns)   --->   "%tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln55_53" [viterbi.c:55]   --->   Operation 1724 'dcmp' 'tmp_277' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1725 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_57 = and i1 %and_ln55_56, i1 %tmp_277" [viterbi.c:55]   --->   Operation 1725 'and' 'and_ln55_57' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1726 [1/1] (0.41ns)   --->   "%select_ln55_54 = select i1 %and_ln55_57, i64 %p_3_27, i64 %select_ln55_53" [viterbi.c:55]   --->   Operation 1726 'select' 'select_ln55_54' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_56)   --->   "%select_ln55_55 = select i1 %and_ln55_57, i5 29, i5 28" [viterbi.c:55]   --->   Operation 1727 'select' 'select_ln55_55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_56)   --->   "%or_ln55_13 = or i1 %and_ln55_57, i1 %and_ln55_55" [viterbi.c:55]   --->   Operation 1728 'or' 'or_ln55_13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1729 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_56 = select i1 %or_ln55_13, i5 %select_ln55_55, i5 %select_ln55_52" [viterbi.c:55]   --->   Operation 1729 'select' 'select_ln55_56' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.01>
ST_68 : Operation 1730 [2/2] (2.01ns)   --->   "%tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln55_54" [viterbi.c:55]   --->   Operation 1730 'dcmp' 'tmp_280' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.54>
ST_69 : Operation 1731 [1/1] (0.00ns)   --->   "%bitcast_ln55_58 = bitcast i64 %p_3_28" [viterbi.c:55]   --->   Operation 1731 'bitcast' 'bitcast_ln55_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_58, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1732 'partselect' 'tmp_278' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln55_58 = trunc i64 %bitcast_ln55_58" [viterbi.c:55]   --->   Operation 1733 'trunc' 'trunc_ln55_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 1734 [1/1] (0.00ns)   --->   "%bitcast_ln55_59 = bitcast i64 %select_ln55_54" [viterbi.c:55]   --->   Operation 1734 'bitcast' 'bitcast_ln55_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_59, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1735 'partselect' 'tmp_279' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln55_59 = trunc i64 %bitcast_ln55_59" [viterbi.c:55]   --->   Operation 1736 'trunc' 'trunc_ln55_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 1737 [1/1] (0.61ns)   --->   "%icmp_ln55_116 = icmp_ne  i11 %tmp_278, i11 2047" [viterbi.c:55]   --->   Operation 1737 'icmp' 'icmp_ln55_116' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1738 [1/1] (0.98ns)   --->   "%icmp_ln55_117 = icmp_eq  i52 %trunc_ln55_58, i52 0" [viterbi.c:55]   --->   Operation 1738 'icmp' 'icmp_ln55_117' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_59)   --->   "%or_ln55_89 = or i1 %icmp_ln55_117, i1 %icmp_ln55_116" [viterbi.c:55]   --->   Operation 1739 'or' 'or_ln55_89' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1740 [1/1] (0.61ns)   --->   "%icmp_ln55_118 = icmp_ne  i11 %tmp_279, i11 2047" [viterbi.c:55]   --->   Operation 1740 'icmp' 'icmp_ln55_118' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1741 [1/1] (0.98ns)   --->   "%icmp_ln55_119 = icmp_eq  i52 %trunc_ln55_59, i52 0" [viterbi.c:55]   --->   Operation 1741 'icmp' 'icmp_ln55_119' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_59)   --->   "%or_ln55_90 = or i1 %icmp_ln55_119, i1 %icmp_ln55_118" [viterbi.c:55]   --->   Operation 1742 'or' 'or_ln55_90' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_59)   --->   "%and_ln55_58 = and i1 %or_ln55_89, i1 %or_ln55_90" [viterbi.c:55]   --->   Operation 1743 'and' 'and_ln55_58' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1744 [1/2] (2.01ns)   --->   "%tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln55_54" [viterbi.c:55]   --->   Operation 1744 'dcmp' 'tmp_280' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1745 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_59 = and i1 %and_ln55_58, i1 %tmp_280" [viterbi.c:55]   --->   Operation 1745 'and' 'and_ln55_59' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1746 [1/1] (0.41ns)   --->   "%select_ln55_57 = select i1 %and_ln55_59, i64 %p_3_28, i64 %select_ln55_54" [viterbi.c:55]   --->   Operation 1746 'select' 'select_ln55_57' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.01>
ST_70 : Operation 1747 [2/2] (2.01ns)   --->   "%tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln55_57" [viterbi.c:55]   --->   Operation 1747 'dcmp' 'tmp_283' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.54>
ST_71 : Operation 1748 [1/1] (0.00ns)   --->   "%bitcast_ln55_60 = bitcast i64 %p_3_29" [viterbi.c:55]   --->   Operation 1748 'bitcast' 'bitcast_ln55_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_60, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1749 'partselect' 'tmp_281' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 1750 [1/1] (0.00ns)   --->   "%trunc_ln55_60 = trunc i64 %bitcast_ln55_60" [viterbi.c:55]   --->   Operation 1750 'trunc' 'trunc_ln55_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 1751 [1/1] (0.00ns)   --->   "%bitcast_ln55_61 = bitcast i64 %select_ln55_57" [viterbi.c:55]   --->   Operation 1751 'bitcast' 'bitcast_ln55_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_61, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1752 'partselect' 'tmp_282' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 1753 [1/1] (0.00ns)   --->   "%trunc_ln55_61 = trunc i64 %bitcast_ln55_61" [viterbi.c:55]   --->   Operation 1753 'trunc' 'trunc_ln55_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 1754 [1/1] (0.61ns)   --->   "%icmp_ln55_120 = icmp_ne  i11 %tmp_281, i11 2047" [viterbi.c:55]   --->   Operation 1754 'icmp' 'icmp_ln55_120' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1755 [1/1] (0.98ns)   --->   "%icmp_ln55_121 = icmp_eq  i52 %trunc_ln55_60, i52 0" [viterbi.c:55]   --->   Operation 1755 'icmp' 'icmp_ln55_121' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_61)   --->   "%or_ln55_91 = or i1 %icmp_ln55_121, i1 %icmp_ln55_120" [viterbi.c:55]   --->   Operation 1756 'or' 'or_ln55_91' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1757 [1/1] (0.61ns)   --->   "%icmp_ln55_122 = icmp_ne  i11 %tmp_282, i11 2047" [viterbi.c:55]   --->   Operation 1757 'icmp' 'icmp_ln55_122' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1758 [1/1] (0.98ns)   --->   "%icmp_ln55_123 = icmp_eq  i52 %trunc_ln55_61, i52 0" [viterbi.c:55]   --->   Operation 1758 'icmp' 'icmp_ln55_123' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_61)   --->   "%or_ln55_92 = or i1 %icmp_ln55_123, i1 %icmp_ln55_122" [viterbi.c:55]   --->   Operation 1759 'or' 'or_ln55_92' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_61)   --->   "%and_ln55_60 = and i1 %or_ln55_91, i1 %or_ln55_92" [viterbi.c:55]   --->   Operation 1760 'and' 'and_ln55_60' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1761 [1/2] (2.01ns)   --->   "%tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln55_57" [viterbi.c:55]   --->   Operation 1761 'dcmp' 'tmp_283' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1762 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_61 = and i1 %and_ln55_60, i1 %tmp_283" [viterbi.c:55]   --->   Operation 1762 'and' 'and_ln55_61' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1763 [1/1] (0.41ns)   --->   "%select_ln55_58 = select i1 %and_ln55_61, i64 %p_3_29, i64 %select_ln55_57" [viterbi.c:55]   --->   Operation 1763 'select' 'select_ln55_58' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_60)   --->   "%select_ln55_59 = select i1 %and_ln55_61, i5 31, i5 30" [viterbi.c:55]   --->   Operation 1764 'select' 'select_ln55_59' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_60)   --->   "%or_ln55_14 = or i1 %and_ln55_61, i1 %and_ln55_59" [viterbi.c:55]   --->   Operation 1765 'or' 'or_ln55_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1766 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln55_60 = select i1 %or_ln55_14, i5 %select_ln55_59, i5 %select_ln55_56" [viterbi.c:55]   --->   Operation 1766 'select' 'select_ln55_60' <Predicate = (!tmp)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.01>
ST_72 : Operation 1767 [2/2] (2.01ns)   --->   "%tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln55_58" [viterbi.c:55]   --->   Operation 1767 'dcmp' 'tmp_286' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.54>
ST_73 : Operation 1768 [1/1] (0.00ns)   --->   "%bitcast_ln55_62 = bitcast i64 %p_3_30" [viterbi.c:55]   --->   Operation 1768 'bitcast' 'bitcast_ln55_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_73 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_62, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1769 'partselect' 'tmp_284' <Predicate = (!tmp)> <Delay = 0.00>
ST_73 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln55_62 = trunc i64 %bitcast_ln55_62" [viterbi.c:55]   --->   Operation 1770 'trunc' 'trunc_ln55_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_73 : Operation 1771 [1/1] (0.00ns)   --->   "%bitcast_ln55_63 = bitcast i64 %select_ln55_58" [viterbi.c:55]   --->   Operation 1771 'bitcast' 'bitcast_ln55_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_73 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_63, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1772 'partselect' 'tmp_285' <Predicate = (!tmp)> <Delay = 0.00>
ST_73 : Operation 1773 [1/1] (0.00ns)   --->   "%trunc_ln55_63 = trunc i64 %bitcast_ln55_63" [viterbi.c:55]   --->   Operation 1773 'trunc' 'trunc_ln55_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_73 : Operation 1774 [1/1] (0.61ns)   --->   "%icmp_ln55_124 = icmp_ne  i11 %tmp_284, i11 2047" [viterbi.c:55]   --->   Operation 1774 'icmp' 'icmp_ln55_124' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1775 [1/1] (0.98ns)   --->   "%icmp_ln55_125 = icmp_eq  i52 %trunc_ln55_62, i52 0" [viterbi.c:55]   --->   Operation 1775 'icmp' 'icmp_ln55_125' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_63)   --->   "%or_ln55_93 = or i1 %icmp_ln55_125, i1 %icmp_ln55_124" [viterbi.c:55]   --->   Operation 1776 'or' 'or_ln55_93' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1777 [1/1] (0.61ns)   --->   "%icmp_ln55_126 = icmp_ne  i11 %tmp_285, i11 2047" [viterbi.c:55]   --->   Operation 1777 'icmp' 'icmp_ln55_126' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1778 [1/1] (0.98ns)   --->   "%icmp_ln55_127 = icmp_eq  i52 %trunc_ln55_63, i52 0" [viterbi.c:55]   --->   Operation 1778 'icmp' 'icmp_ln55_127' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_63)   --->   "%or_ln55_94 = or i1 %icmp_ln55_127, i1 %icmp_ln55_126" [viterbi.c:55]   --->   Operation 1779 'or' 'or_ln55_94' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_63)   --->   "%and_ln55_62 = and i1 %or_ln55_93, i1 %or_ln55_94" [viterbi.c:55]   --->   Operation 1780 'and' 'and_ln55_62' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1781 [1/2] (2.01ns)   --->   "%tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln55_58" [viterbi.c:55]   --->   Operation 1781 'dcmp' 'tmp_286' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1782 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_63 = and i1 %and_ln55_62, i1 %tmp_286" [viterbi.c:55]   --->   Operation 1782 'and' 'and_ln55_63' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1783 [1/1] (0.41ns)   --->   "%select_ln55_61 = select i1 %and_ln55_63, i64 %p_3_30, i64 %select_ln55_58" [viterbi.c:55]   --->   Operation 1783 'select' 'select_ln55_61' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.01>
ST_74 : Operation 1784 [2/2] (2.01ns)   --->   "%tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln55_61" [viterbi.c:55]   --->   Operation 1784 'dcmp' 'tmp_289' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.54>
ST_75 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_64)   --->   "%zext_ln54_51 = zext i5 %select_ln55_60" [viterbi.c:54]   --->   Operation 1785 'zext' 'zext_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1786 [1/1] (0.00ns)   --->   "%bitcast_ln55_64 = bitcast i64 %p_3_31" [viterbi.c:55]   --->   Operation 1786 'bitcast' 'bitcast_ln55_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_64, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1787 'partselect' 'tmp_287' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln55_64 = trunc i64 %bitcast_ln55_64" [viterbi.c:55]   --->   Operation 1788 'trunc' 'trunc_ln55_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1789 [1/1] (0.00ns)   --->   "%bitcast_ln55_65 = bitcast i64 %select_ln55_61" [viterbi.c:55]   --->   Operation 1789 'bitcast' 'bitcast_ln55_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_65, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1790 'partselect' 'tmp_288' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1791 [1/1] (0.00ns)   --->   "%trunc_ln55_65 = trunc i64 %bitcast_ln55_65" [viterbi.c:55]   --->   Operation 1791 'trunc' 'trunc_ln55_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_75 : Operation 1792 [1/1] (0.61ns)   --->   "%icmp_ln55_128 = icmp_ne  i11 %tmp_287, i11 2047" [viterbi.c:55]   --->   Operation 1792 'icmp' 'icmp_ln55_128' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1793 [1/1] (0.98ns)   --->   "%icmp_ln55_129 = icmp_eq  i52 %trunc_ln55_64, i52 0" [viterbi.c:55]   --->   Operation 1793 'icmp' 'icmp_ln55_129' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_65)   --->   "%or_ln55_95 = or i1 %icmp_ln55_129, i1 %icmp_ln55_128" [viterbi.c:55]   --->   Operation 1794 'or' 'or_ln55_95' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1795 [1/1] (0.61ns)   --->   "%icmp_ln55_130 = icmp_ne  i11 %tmp_288, i11 2047" [viterbi.c:55]   --->   Operation 1795 'icmp' 'icmp_ln55_130' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1796 [1/1] (0.98ns)   --->   "%icmp_ln55_131 = icmp_eq  i52 %trunc_ln55_65, i52 0" [viterbi.c:55]   --->   Operation 1796 'icmp' 'icmp_ln55_131' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_65)   --->   "%or_ln55_96 = or i1 %icmp_ln55_131, i1 %icmp_ln55_130" [viterbi.c:55]   --->   Operation 1797 'or' 'or_ln55_96' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_65)   --->   "%and_ln55_64 = and i1 %or_ln55_95, i1 %or_ln55_96" [viterbi.c:55]   --->   Operation 1798 'and' 'and_ln55_64' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1799 [1/2] (2.01ns)   --->   "%tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln55_61" [viterbi.c:55]   --->   Operation 1799 'dcmp' 'tmp_289' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1800 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_65 = and i1 %and_ln55_64, i1 %tmp_289" [viterbi.c:55]   --->   Operation 1800 'and' 'and_ln55_65' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1801 [1/1] (0.41ns)   --->   "%select_ln55_62 = select i1 %and_ln55_65, i64 %p_3_31, i64 %select_ln55_61" [viterbi.c:55]   --->   Operation 1801 'select' 'select_ln55_62' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_64)   --->   "%select_ln55_63 = select i1 %and_ln55_65, i6 33, i6 32" [viterbi.c:55]   --->   Operation 1802 'select' 'select_ln55_63' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_64)   --->   "%or_ln55_15 = or i1 %and_ln55_65, i1 %and_ln55_63" [viterbi.c:55]   --->   Operation 1803 'or' 'or_ln55_15' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1804 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_64 = select i1 %or_ln55_15, i6 %select_ln55_63, i6 %zext_ln54_51" [viterbi.c:55]   --->   Operation 1804 'select' 'select_ln55_64' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.01>
ST_76 : Operation 1805 [2/2] (2.01ns)   --->   "%tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln55_62" [viterbi.c:55]   --->   Operation 1805 'dcmp' 'tmp_292' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.54>
ST_77 : Operation 1806 [1/1] (0.00ns)   --->   "%bitcast_ln55_66 = bitcast i64 %p_3_32" [viterbi.c:55]   --->   Operation 1806 'bitcast' 'bitcast_ln55_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_77 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_66, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1807 'partselect' 'tmp_290' <Predicate = (!tmp)> <Delay = 0.00>
ST_77 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln55_66 = trunc i64 %bitcast_ln55_66" [viterbi.c:55]   --->   Operation 1808 'trunc' 'trunc_ln55_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_77 : Operation 1809 [1/1] (0.00ns)   --->   "%bitcast_ln55_67 = bitcast i64 %select_ln55_62" [viterbi.c:55]   --->   Operation 1809 'bitcast' 'bitcast_ln55_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_77 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_67, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1810 'partselect' 'tmp_291' <Predicate = (!tmp)> <Delay = 0.00>
ST_77 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln55_67 = trunc i64 %bitcast_ln55_67" [viterbi.c:55]   --->   Operation 1811 'trunc' 'trunc_ln55_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_77 : Operation 1812 [1/1] (0.61ns)   --->   "%icmp_ln55_132 = icmp_ne  i11 %tmp_290, i11 2047" [viterbi.c:55]   --->   Operation 1812 'icmp' 'icmp_ln55_132' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1813 [1/1] (0.98ns)   --->   "%icmp_ln55_133 = icmp_eq  i52 %trunc_ln55_66, i52 0" [viterbi.c:55]   --->   Operation 1813 'icmp' 'icmp_ln55_133' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_67)   --->   "%or_ln55_97 = or i1 %icmp_ln55_133, i1 %icmp_ln55_132" [viterbi.c:55]   --->   Operation 1814 'or' 'or_ln55_97' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1815 [1/1] (0.61ns)   --->   "%icmp_ln55_134 = icmp_ne  i11 %tmp_291, i11 2047" [viterbi.c:55]   --->   Operation 1815 'icmp' 'icmp_ln55_134' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1816 [1/1] (0.98ns)   --->   "%icmp_ln55_135 = icmp_eq  i52 %trunc_ln55_67, i52 0" [viterbi.c:55]   --->   Operation 1816 'icmp' 'icmp_ln55_135' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_67)   --->   "%or_ln55_98 = or i1 %icmp_ln55_135, i1 %icmp_ln55_134" [viterbi.c:55]   --->   Operation 1817 'or' 'or_ln55_98' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_67)   --->   "%and_ln55_66 = and i1 %or_ln55_97, i1 %or_ln55_98" [viterbi.c:55]   --->   Operation 1818 'and' 'and_ln55_66' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1819 [1/2] (2.01ns)   --->   "%tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln55_62" [viterbi.c:55]   --->   Operation 1819 'dcmp' 'tmp_292' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1820 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_67 = and i1 %and_ln55_66, i1 %tmp_292" [viterbi.c:55]   --->   Operation 1820 'and' 'and_ln55_67' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1821 [1/1] (0.41ns)   --->   "%select_ln55_65 = select i1 %and_ln55_67, i64 %p_3_32, i64 %select_ln55_62" [viterbi.c:55]   --->   Operation 1821 'select' 'select_ln55_65' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.01>
ST_78 : Operation 1822 [2/2] (2.01ns)   --->   "%tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln55_65" [viterbi.c:55]   --->   Operation 1822 'dcmp' 'tmp_295' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.54>
ST_79 : Operation 1823 [1/1] (0.00ns)   --->   "%bitcast_ln55_68 = bitcast i64 %p_3_33" [viterbi.c:55]   --->   Operation 1823 'bitcast' 'bitcast_ln55_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_68, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1824 'partselect' 'tmp_293' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln55_68 = trunc i64 %bitcast_ln55_68" [viterbi.c:55]   --->   Operation 1825 'trunc' 'trunc_ln55_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 1826 [1/1] (0.00ns)   --->   "%bitcast_ln55_69 = bitcast i64 %select_ln55_65" [viterbi.c:55]   --->   Operation 1826 'bitcast' 'bitcast_ln55_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_69, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1827 'partselect' 'tmp_294' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 1828 [1/1] (0.00ns)   --->   "%trunc_ln55_69 = trunc i64 %bitcast_ln55_69" [viterbi.c:55]   --->   Operation 1828 'trunc' 'trunc_ln55_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_79 : Operation 1829 [1/1] (0.61ns)   --->   "%icmp_ln55_136 = icmp_ne  i11 %tmp_293, i11 2047" [viterbi.c:55]   --->   Operation 1829 'icmp' 'icmp_ln55_136' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1830 [1/1] (0.98ns)   --->   "%icmp_ln55_137 = icmp_eq  i52 %trunc_ln55_68, i52 0" [viterbi.c:55]   --->   Operation 1830 'icmp' 'icmp_ln55_137' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_69)   --->   "%or_ln55_99 = or i1 %icmp_ln55_137, i1 %icmp_ln55_136" [viterbi.c:55]   --->   Operation 1831 'or' 'or_ln55_99' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1832 [1/1] (0.61ns)   --->   "%icmp_ln55_138 = icmp_ne  i11 %tmp_294, i11 2047" [viterbi.c:55]   --->   Operation 1832 'icmp' 'icmp_ln55_138' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1833 [1/1] (0.98ns)   --->   "%icmp_ln55_139 = icmp_eq  i52 %trunc_ln55_69, i52 0" [viterbi.c:55]   --->   Operation 1833 'icmp' 'icmp_ln55_139' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_69)   --->   "%or_ln55_100 = or i1 %icmp_ln55_139, i1 %icmp_ln55_138" [viterbi.c:55]   --->   Operation 1834 'or' 'or_ln55_100' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_69)   --->   "%and_ln55_68 = and i1 %or_ln55_99, i1 %or_ln55_100" [viterbi.c:55]   --->   Operation 1835 'and' 'and_ln55_68' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1836 [1/2] (2.01ns)   --->   "%tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln55_65" [viterbi.c:55]   --->   Operation 1836 'dcmp' 'tmp_295' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1837 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_69 = and i1 %and_ln55_68, i1 %tmp_295" [viterbi.c:55]   --->   Operation 1837 'and' 'and_ln55_69' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1838 [1/1] (0.41ns)   --->   "%select_ln55_66 = select i1 %and_ln55_69, i64 %p_3_33, i64 %select_ln55_65" [viterbi.c:55]   --->   Operation 1838 'select' 'select_ln55_66' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_68)   --->   "%select_ln55_67 = select i1 %and_ln55_69, i6 35, i6 34" [viterbi.c:55]   --->   Operation 1839 'select' 'select_ln55_67' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_68)   --->   "%or_ln55_16 = or i1 %and_ln55_69, i1 %and_ln55_67" [viterbi.c:55]   --->   Operation 1840 'or' 'or_ln55_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1841 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_68 = select i1 %or_ln55_16, i6 %select_ln55_67, i6 %select_ln55_64" [viterbi.c:55]   --->   Operation 1841 'select' 'select_ln55_68' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.01>
ST_80 : Operation 1842 [2/2] (2.01ns)   --->   "%tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln55_66" [viterbi.c:55]   --->   Operation 1842 'dcmp' 'tmp_298' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.54>
ST_81 : Operation 1843 [1/1] (0.00ns)   --->   "%bitcast_ln55_70 = bitcast i64 %p_3_34" [viterbi.c:55]   --->   Operation 1843 'bitcast' 'bitcast_ln55_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_81 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_70, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1844 'partselect' 'tmp_296' <Predicate = (!tmp)> <Delay = 0.00>
ST_81 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln55_70 = trunc i64 %bitcast_ln55_70" [viterbi.c:55]   --->   Operation 1845 'trunc' 'trunc_ln55_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_81 : Operation 1846 [1/1] (0.00ns)   --->   "%bitcast_ln55_71 = bitcast i64 %select_ln55_66" [viterbi.c:55]   --->   Operation 1846 'bitcast' 'bitcast_ln55_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_81 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_71, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1847 'partselect' 'tmp_297' <Predicate = (!tmp)> <Delay = 0.00>
ST_81 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln55_71 = trunc i64 %bitcast_ln55_71" [viterbi.c:55]   --->   Operation 1848 'trunc' 'trunc_ln55_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_81 : Operation 1849 [1/1] (0.61ns)   --->   "%icmp_ln55_140 = icmp_ne  i11 %tmp_296, i11 2047" [viterbi.c:55]   --->   Operation 1849 'icmp' 'icmp_ln55_140' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1850 [1/1] (0.98ns)   --->   "%icmp_ln55_141 = icmp_eq  i52 %trunc_ln55_70, i52 0" [viterbi.c:55]   --->   Operation 1850 'icmp' 'icmp_ln55_141' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_71)   --->   "%or_ln55_101 = or i1 %icmp_ln55_141, i1 %icmp_ln55_140" [viterbi.c:55]   --->   Operation 1851 'or' 'or_ln55_101' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1852 [1/1] (0.61ns)   --->   "%icmp_ln55_142 = icmp_ne  i11 %tmp_297, i11 2047" [viterbi.c:55]   --->   Operation 1852 'icmp' 'icmp_ln55_142' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1853 [1/1] (0.98ns)   --->   "%icmp_ln55_143 = icmp_eq  i52 %trunc_ln55_71, i52 0" [viterbi.c:55]   --->   Operation 1853 'icmp' 'icmp_ln55_143' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_71)   --->   "%or_ln55_102 = or i1 %icmp_ln55_143, i1 %icmp_ln55_142" [viterbi.c:55]   --->   Operation 1854 'or' 'or_ln55_102' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_71)   --->   "%and_ln55_70 = and i1 %or_ln55_101, i1 %or_ln55_102" [viterbi.c:55]   --->   Operation 1855 'and' 'and_ln55_70' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1856 [1/2] (2.01ns)   --->   "%tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln55_66" [viterbi.c:55]   --->   Operation 1856 'dcmp' 'tmp_298' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1857 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_71 = and i1 %and_ln55_70, i1 %tmp_298" [viterbi.c:55]   --->   Operation 1857 'and' 'and_ln55_71' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1858 [1/1] (0.41ns)   --->   "%select_ln55_69 = select i1 %and_ln55_71, i64 %p_3_34, i64 %select_ln55_66" [viterbi.c:55]   --->   Operation 1858 'select' 'select_ln55_69' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.01>
ST_82 : Operation 1859 [2/2] (2.01ns)   --->   "%tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln55_69" [viterbi.c:55]   --->   Operation 1859 'dcmp' 'tmp_301' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.54>
ST_83 : Operation 1860 [1/1] (0.00ns)   --->   "%bitcast_ln55_72 = bitcast i64 %p_3_35" [viterbi.c:55]   --->   Operation 1860 'bitcast' 'bitcast_ln55_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_83 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_72, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1861 'partselect' 'tmp_299' <Predicate = (!tmp)> <Delay = 0.00>
ST_83 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln55_72 = trunc i64 %bitcast_ln55_72" [viterbi.c:55]   --->   Operation 1862 'trunc' 'trunc_ln55_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_83 : Operation 1863 [1/1] (0.00ns)   --->   "%bitcast_ln55_73 = bitcast i64 %select_ln55_69" [viterbi.c:55]   --->   Operation 1863 'bitcast' 'bitcast_ln55_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_83 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_73, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1864 'partselect' 'tmp_300' <Predicate = (!tmp)> <Delay = 0.00>
ST_83 : Operation 1865 [1/1] (0.00ns)   --->   "%trunc_ln55_73 = trunc i64 %bitcast_ln55_73" [viterbi.c:55]   --->   Operation 1865 'trunc' 'trunc_ln55_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_83 : Operation 1866 [1/1] (0.61ns)   --->   "%icmp_ln55_144 = icmp_ne  i11 %tmp_299, i11 2047" [viterbi.c:55]   --->   Operation 1866 'icmp' 'icmp_ln55_144' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1867 [1/1] (0.98ns)   --->   "%icmp_ln55_145 = icmp_eq  i52 %trunc_ln55_72, i52 0" [viterbi.c:55]   --->   Operation 1867 'icmp' 'icmp_ln55_145' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_73)   --->   "%or_ln55_103 = or i1 %icmp_ln55_145, i1 %icmp_ln55_144" [viterbi.c:55]   --->   Operation 1868 'or' 'or_ln55_103' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1869 [1/1] (0.61ns)   --->   "%icmp_ln55_146 = icmp_ne  i11 %tmp_300, i11 2047" [viterbi.c:55]   --->   Operation 1869 'icmp' 'icmp_ln55_146' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1870 [1/1] (0.98ns)   --->   "%icmp_ln55_147 = icmp_eq  i52 %trunc_ln55_73, i52 0" [viterbi.c:55]   --->   Operation 1870 'icmp' 'icmp_ln55_147' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_73)   --->   "%or_ln55_104 = or i1 %icmp_ln55_147, i1 %icmp_ln55_146" [viterbi.c:55]   --->   Operation 1871 'or' 'or_ln55_104' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_73)   --->   "%and_ln55_72 = and i1 %or_ln55_103, i1 %or_ln55_104" [viterbi.c:55]   --->   Operation 1872 'and' 'and_ln55_72' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1873 [1/2] (2.01ns)   --->   "%tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln55_69" [viterbi.c:55]   --->   Operation 1873 'dcmp' 'tmp_301' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1874 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_73 = and i1 %and_ln55_72, i1 %tmp_301" [viterbi.c:55]   --->   Operation 1874 'and' 'and_ln55_73' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1875 [1/1] (0.41ns)   --->   "%select_ln55_70 = select i1 %and_ln55_73, i64 %p_3_35, i64 %select_ln55_69" [viterbi.c:55]   --->   Operation 1875 'select' 'select_ln55_70' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_72)   --->   "%select_ln55_71 = select i1 %and_ln55_73, i6 37, i6 36" [viterbi.c:55]   --->   Operation 1876 'select' 'select_ln55_71' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_72)   --->   "%or_ln55_17 = or i1 %and_ln55_73, i1 %and_ln55_71" [viterbi.c:55]   --->   Operation 1877 'or' 'or_ln55_17' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1878 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_72 = select i1 %or_ln55_17, i6 %select_ln55_71, i6 %select_ln55_68" [viterbi.c:55]   --->   Operation 1878 'select' 'select_ln55_72' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.01>
ST_84 : Operation 1879 [2/2] (2.01ns)   --->   "%tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln55_70" [viterbi.c:55]   --->   Operation 1879 'dcmp' 'tmp_304' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.54>
ST_85 : Operation 1880 [1/1] (0.00ns)   --->   "%bitcast_ln55_74 = bitcast i64 %p_3_36" [viterbi.c:55]   --->   Operation 1880 'bitcast' 'bitcast_ln55_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_74, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1881 'partselect' 'tmp_302' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 1882 [1/1] (0.00ns)   --->   "%trunc_ln55_74 = trunc i64 %bitcast_ln55_74" [viterbi.c:55]   --->   Operation 1882 'trunc' 'trunc_ln55_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 1883 [1/1] (0.00ns)   --->   "%bitcast_ln55_75 = bitcast i64 %select_ln55_70" [viterbi.c:55]   --->   Operation 1883 'bitcast' 'bitcast_ln55_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_75, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1884 'partselect' 'tmp_303' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln55_75 = trunc i64 %bitcast_ln55_75" [viterbi.c:55]   --->   Operation 1885 'trunc' 'trunc_ln55_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_85 : Operation 1886 [1/1] (0.61ns)   --->   "%icmp_ln55_148 = icmp_ne  i11 %tmp_302, i11 2047" [viterbi.c:55]   --->   Operation 1886 'icmp' 'icmp_ln55_148' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1887 [1/1] (0.98ns)   --->   "%icmp_ln55_149 = icmp_eq  i52 %trunc_ln55_74, i52 0" [viterbi.c:55]   --->   Operation 1887 'icmp' 'icmp_ln55_149' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_75)   --->   "%or_ln55_105 = or i1 %icmp_ln55_149, i1 %icmp_ln55_148" [viterbi.c:55]   --->   Operation 1888 'or' 'or_ln55_105' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1889 [1/1] (0.61ns)   --->   "%icmp_ln55_150 = icmp_ne  i11 %tmp_303, i11 2047" [viterbi.c:55]   --->   Operation 1889 'icmp' 'icmp_ln55_150' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1890 [1/1] (0.98ns)   --->   "%icmp_ln55_151 = icmp_eq  i52 %trunc_ln55_75, i52 0" [viterbi.c:55]   --->   Operation 1890 'icmp' 'icmp_ln55_151' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_75)   --->   "%or_ln55_106 = or i1 %icmp_ln55_151, i1 %icmp_ln55_150" [viterbi.c:55]   --->   Operation 1891 'or' 'or_ln55_106' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_75)   --->   "%and_ln55_74 = and i1 %or_ln55_105, i1 %or_ln55_106" [viterbi.c:55]   --->   Operation 1892 'and' 'and_ln55_74' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1893 [1/2] (2.01ns)   --->   "%tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln55_70" [viterbi.c:55]   --->   Operation 1893 'dcmp' 'tmp_304' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1894 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_75 = and i1 %and_ln55_74, i1 %tmp_304" [viterbi.c:55]   --->   Operation 1894 'and' 'and_ln55_75' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1895 [1/1] (0.41ns)   --->   "%select_ln55_73 = select i1 %and_ln55_75, i64 %p_3_36, i64 %select_ln55_70" [viterbi.c:55]   --->   Operation 1895 'select' 'select_ln55_73' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.01>
ST_86 : Operation 1896 [2/2] (2.01ns)   --->   "%tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln55_73" [viterbi.c:55]   --->   Operation 1896 'dcmp' 'tmp_307' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.54>
ST_87 : Operation 1897 [1/1] (0.00ns)   --->   "%bitcast_ln55_76 = bitcast i64 %p_3_37" [viterbi.c:55]   --->   Operation 1897 'bitcast' 'bitcast_ln55_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_87 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_76, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1898 'partselect' 'tmp_305' <Predicate = (!tmp)> <Delay = 0.00>
ST_87 : Operation 1899 [1/1] (0.00ns)   --->   "%trunc_ln55_76 = trunc i64 %bitcast_ln55_76" [viterbi.c:55]   --->   Operation 1899 'trunc' 'trunc_ln55_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_87 : Operation 1900 [1/1] (0.00ns)   --->   "%bitcast_ln55_77 = bitcast i64 %select_ln55_73" [viterbi.c:55]   --->   Operation 1900 'bitcast' 'bitcast_ln55_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_87 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_77, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1901 'partselect' 'tmp_306' <Predicate = (!tmp)> <Delay = 0.00>
ST_87 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln55_77 = trunc i64 %bitcast_ln55_77" [viterbi.c:55]   --->   Operation 1902 'trunc' 'trunc_ln55_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_87 : Operation 1903 [1/1] (0.61ns)   --->   "%icmp_ln55_152 = icmp_ne  i11 %tmp_305, i11 2047" [viterbi.c:55]   --->   Operation 1903 'icmp' 'icmp_ln55_152' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1904 [1/1] (0.98ns)   --->   "%icmp_ln55_153 = icmp_eq  i52 %trunc_ln55_76, i52 0" [viterbi.c:55]   --->   Operation 1904 'icmp' 'icmp_ln55_153' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_77)   --->   "%or_ln55_107 = or i1 %icmp_ln55_153, i1 %icmp_ln55_152" [viterbi.c:55]   --->   Operation 1905 'or' 'or_ln55_107' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1906 [1/1] (0.61ns)   --->   "%icmp_ln55_154 = icmp_ne  i11 %tmp_306, i11 2047" [viterbi.c:55]   --->   Operation 1906 'icmp' 'icmp_ln55_154' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1907 [1/1] (0.98ns)   --->   "%icmp_ln55_155 = icmp_eq  i52 %trunc_ln55_77, i52 0" [viterbi.c:55]   --->   Operation 1907 'icmp' 'icmp_ln55_155' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_77)   --->   "%or_ln55_108 = or i1 %icmp_ln55_155, i1 %icmp_ln55_154" [viterbi.c:55]   --->   Operation 1908 'or' 'or_ln55_108' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_77)   --->   "%and_ln55_76 = and i1 %or_ln55_107, i1 %or_ln55_108" [viterbi.c:55]   --->   Operation 1909 'and' 'and_ln55_76' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1910 [1/2] (2.01ns)   --->   "%tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln55_73" [viterbi.c:55]   --->   Operation 1910 'dcmp' 'tmp_307' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1911 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_77 = and i1 %and_ln55_76, i1 %tmp_307" [viterbi.c:55]   --->   Operation 1911 'and' 'and_ln55_77' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1912 [1/1] (0.41ns)   --->   "%select_ln55_74 = select i1 %and_ln55_77, i64 %p_3_37, i64 %select_ln55_73" [viterbi.c:55]   --->   Operation 1912 'select' 'select_ln55_74' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_76)   --->   "%select_ln55_75 = select i1 %and_ln55_77, i6 39, i6 38" [viterbi.c:55]   --->   Operation 1913 'select' 'select_ln55_75' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_76)   --->   "%or_ln55_18 = or i1 %and_ln55_77, i1 %and_ln55_75" [viterbi.c:55]   --->   Operation 1914 'or' 'or_ln55_18' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1915 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_76 = select i1 %or_ln55_18, i6 %select_ln55_75, i6 %select_ln55_72" [viterbi.c:55]   --->   Operation 1915 'select' 'select_ln55_76' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.01>
ST_88 : Operation 1916 [2/2] (2.01ns)   --->   "%tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln55_74" [viterbi.c:55]   --->   Operation 1916 'dcmp' 'tmp_310' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.54>
ST_89 : Operation 1917 [1/1] (0.00ns)   --->   "%bitcast_ln55_78 = bitcast i64 %p_3_38" [viterbi.c:55]   --->   Operation 1917 'bitcast' 'bitcast_ln55_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_89 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_78, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1918 'partselect' 'tmp_308' <Predicate = (!tmp)> <Delay = 0.00>
ST_89 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln55_78 = trunc i64 %bitcast_ln55_78" [viterbi.c:55]   --->   Operation 1919 'trunc' 'trunc_ln55_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_89 : Operation 1920 [1/1] (0.00ns)   --->   "%bitcast_ln55_79 = bitcast i64 %select_ln55_74" [viterbi.c:55]   --->   Operation 1920 'bitcast' 'bitcast_ln55_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_89 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_79, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1921 'partselect' 'tmp_309' <Predicate = (!tmp)> <Delay = 0.00>
ST_89 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln55_79 = trunc i64 %bitcast_ln55_79" [viterbi.c:55]   --->   Operation 1922 'trunc' 'trunc_ln55_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_89 : Operation 1923 [1/1] (0.61ns)   --->   "%icmp_ln55_156 = icmp_ne  i11 %tmp_308, i11 2047" [viterbi.c:55]   --->   Operation 1923 'icmp' 'icmp_ln55_156' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1924 [1/1] (0.98ns)   --->   "%icmp_ln55_157 = icmp_eq  i52 %trunc_ln55_78, i52 0" [viterbi.c:55]   --->   Operation 1924 'icmp' 'icmp_ln55_157' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_79)   --->   "%or_ln55_109 = or i1 %icmp_ln55_157, i1 %icmp_ln55_156" [viterbi.c:55]   --->   Operation 1925 'or' 'or_ln55_109' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1926 [1/1] (0.61ns)   --->   "%icmp_ln55_158 = icmp_ne  i11 %tmp_309, i11 2047" [viterbi.c:55]   --->   Operation 1926 'icmp' 'icmp_ln55_158' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1927 [1/1] (0.98ns)   --->   "%icmp_ln55_159 = icmp_eq  i52 %trunc_ln55_79, i52 0" [viterbi.c:55]   --->   Operation 1927 'icmp' 'icmp_ln55_159' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_79)   --->   "%or_ln55_110 = or i1 %icmp_ln55_159, i1 %icmp_ln55_158" [viterbi.c:55]   --->   Operation 1928 'or' 'or_ln55_110' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_79)   --->   "%and_ln55_78 = and i1 %or_ln55_109, i1 %or_ln55_110" [viterbi.c:55]   --->   Operation 1929 'and' 'and_ln55_78' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1930 [1/2] (2.01ns)   --->   "%tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln55_74" [viterbi.c:55]   --->   Operation 1930 'dcmp' 'tmp_310' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1931 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_79 = and i1 %and_ln55_78, i1 %tmp_310" [viterbi.c:55]   --->   Operation 1931 'and' 'and_ln55_79' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1932 [1/1] (0.41ns)   --->   "%select_ln55_77 = select i1 %and_ln55_79, i64 %p_3_38, i64 %select_ln55_74" [viterbi.c:55]   --->   Operation 1932 'select' 'select_ln55_77' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.01>
ST_90 : Operation 1933 [2/2] (2.01ns)   --->   "%tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln55_77" [viterbi.c:55]   --->   Operation 1933 'dcmp' 'tmp_313' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.54>
ST_91 : Operation 1934 [1/1] (0.00ns)   --->   "%bitcast_ln55_80 = bitcast i64 %p_3_39" [viterbi.c:55]   --->   Operation 1934 'bitcast' 'bitcast_ln55_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_91 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_80, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1935 'partselect' 'tmp_311' <Predicate = (!tmp)> <Delay = 0.00>
ST_91 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln55_80 = trunc i64 %bitcast_ln55_80" [viterbi.c:55]   --->   Operation 1936 'trunc' 'trunc_ln55_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_91 : Operation 1937 [1/1] (0.00ns)   --->   "%bitcast_ln55_81 = bitcast i64 %select_ln55_77" [viterbi.c:55]   --->   Operation 1937 'bitcast' 'bitcast_ln55_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_91 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_81, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1938 'partselect' 'tmp_312' <Predicate = (!tmp)> <Delay = 0.00>
ST_91 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln55_81 = trunc i64 %bitcast_ln55_81" [viterbi.c:55]   --->   Operation 1939 'trunc' 'trunc_ln55_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_91 : Operation 1940 [1/1] (0.61ns)   --->   "%icmp_ln55_160 = icmp_ne  i11 %tmp_311, i11 2047" [viterbi.c:55]   --->   Operation 1940 'icmp' 'icmp_ln55_160' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1941 [1/1] (0.98ns)   --->   "%icmp_ln55_161 = icmp_eq  i52 %trunc_ln55_80, i52 0" [viterbi.c:55]   --->   Operation 1941 'icmp' 'icmp_ln55_161' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_81)   --->   "%or_ln55_111 = or i1 %icmp_ln55_161, i1 %icmp_ln55_160" [viterbi.c:55]   --->   Operation 1942 'or' 'or_ln55_111' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1943 [1/1] (0.61ns)   --->   "%icmp_ln55_162 = icmp_ne  i11 %tmp_312, i11 2047" [viterbi.c:55]   --->   Operation 1943 'icmp' 'icmp_ln55_162' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1944 [1/1] (0.98ns)   --->   "%icmp_ln55_163 = icmp_eq  i52 %trunc_ln55_81, i52 0" [viterbi.c:55]   --->   Operation 1944 'icmp' 'icmp_ln55_163' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_81)   --->   "%or_ln55_112 = or i1 %icmp_ln55_163, i1 %icmp_ln55_162" [viterbi.c:55]   --->   Operation 1945 'or' 'or_ln55_112' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_81)   --->   "%and_ln55_80 = and i1 %or_ln55_111, i1 %or_ln55_112" [viterbi.c:55]   --->   Operation 1946 'and' 'and_ln55_80' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1947 [1/2] (2.01ns)   --->   "%tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln55_77" [viterbi.c:55]   --->   Operation 1947 'dcmp' 'tmp_313' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1948 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_81 = and i1 %and_ln55_80, i1 %tmp_313" [viterbi.c:55]   --->   Operation 1948 'and' 'and_ln55_81' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1949 [1/1] (0.41ns)   --->   "%select_ln55_78 = select i1 %and_ln55_81, i64 %p_3_39, i64 %select_ln55_77" [viterbi.c:55]   --->   Operation 1949 'select' 'select_ln55_78' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_80)   --->   "%select_ln55_79 = select i1 %and_ln55_81, i6 41, i6 40" [viterbi.c:55]   --->   Operation 1950 'select' 'select_ln55_79' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_80)   --->   "%or_ln55_19 = or i1 %and_ln55_81, i1 %and_ln55_79" [viterbi.c:55]   --->   Operation 1951 'or' 'or_ln55_19' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1952 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_80 = select i1 %or_ln55_19, i6 %select_ln55_79, i6 %select_ln55_76" [viterbi.c:55]   --->   Operation 1952 'select' 'select_ln55_80' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.01>
ST_92 : Operation 1953 [2/2] (2.01ns)   --->   "%tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln55_78" [viterbi.c:55]   --->   Operation 1953 'dcmp' 'tmp_316' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.54>
ST_93 : Operation 1954 [1/1] (0.00ns)   --->   "%bitcast_ln55_82 = bitcast i64 %p_3_40" [viterbi.c:55]   --->   Operation 1954 'bitcast' 'bitcast_ln55_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_93 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_82, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1955 'partselect' 'tmp_314' <Predicate = (!tmp)> <Delay = 0.00>
ST_93 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln55_82 = trunc i64 %bitcast_ln55_82" [viterbi.c:55]   --->   Operation 1956 'trunc' 'trunc_ln55_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_93 : Operation 1957 [1/1] (0.00ns)   --->   "%bitcast_ln55_83 = bitcast i64 %select_ln55_78" [viterbi.c:55]   --->   Operation 1957 'bitcast' 'bitcast_ln55_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_93 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_83, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1958 'partselect' 'tmp_315' <Predicate = (!tmp)> <Delay = 0.00>
ST_93 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln55_83 = trunc i64 %bitcast_ln55_83" [viterbi.c:55]   --->   Operation 1959 'trunc' 'trunc_ln55_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_93 : Operation 1960 [1/1] (0.61ns)   --->   "%icmp_ln55_164 = icmp_ne  i11 %tmp_314, i11 2047" [viterbi.c:55]   --->   Operation 1960 'icmp' 'icmp_ln55_164' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1961 [1/1] (0.98ns)   --->   "%icmp_ln55_165 = icmp_eq  i52 %trunc_ln55_82, i52 0" [viterbi.c:55]   --->   Operation 1961 'icmp' 'icmp_ln55_165' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_83)   --->   "%or_ln55_113 = or i1 %icmp_ln55_165, i1 %icmp_ln55_164" [viterbi.c:55]   --->   Operation 1962 'or' 'or_ln55_113' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1963 [1/1] (0.61ns)   --->   "%icmp_ln55_166 = icmp_ne  i11 %tmp_315, i11 2047" [viterbi.c:55]   --->   Operation 1963 'icmp' 'icmp_ln55_166' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1964 [1/1] (0.98ns)   --->   "%icmp_ln55_167 = icmp_eq  i52 %trunc_ln55_83, i52 0" [viterbi.c:55]   --->   Operation 1964 'icmp' 'icmp_ln55_167' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_83)   --->   "%or_ln55_114 = or i1 %icmp_ln55_167, i1 %icmp_ln55_166" [viterbi.c:55]   --->   Operation 1965 'or' 'or_ln55_114' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_83)   --->   "%and_ln55_82 = and i1 %or_ln55_113, i1 %or_ln55_114" [viterbi.c:55]   --->   Operation 1966 'and' 'and_ln55_82' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1967 [1/2] (2.01ns)   --->   "%tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln55_78" [viterbi.c:55]   --->   Operation 1967 'dcmp' 'tmp_316' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1968 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_83 = and i1 %and_ln55_82, i1 %tmp_316" [viterbi.c:55]   --->   Operation 1968 'and' 'and_ln55_83' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1969 [1/1] (0.41ns)   --->   "%select_ln55_81 = select i1 %and_ln55_83, i64 %p_3_40, i64 %select_ln55_78" [viterbi.c:55]   --->   Operation 1969 'select' 'select_ln55_81' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.01>
ST_94 : Operation 1970 [2/2] (2.01ns)   --->   "%tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln55_81" [viterbi.c:55]   --->   Operation 1970 'dcmp' 'tmp_319' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.54>
ST_95 : Operation 1971 [1/1] (0.00ns)   --->   "%bitcast_ln55_84 = bitcast i64 %p_3_41" [viterbi.c:55]   --->   Operation 1971 'bitcast' 'bitcast_ln55_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_95 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_84, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1972 'partselect' 'tmp_317' <Predicate = (!tmp)> <Delay = 0.00>
ST_95 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln55_84 = trunc i64 %bitcast_ln55_84" [viterbi.c:55]   --->   Operation 1973 'trunc' 'trunc_ln55_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_95 : Operation 1974 [1/1] (0.00ns)   --->   "%bitcast_ln55_85 = bitcast i64 %select_ln55_81" [viterbi.c:55]   --->   Operation 1974 'bitcast' 'bitcast_ln55_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_95 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_85, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1975 'partselect' 'tmp_318' <Predicate = (!tmp)> <Delay = 0.00>
ST_95 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln55_85 = trunc i64 %bitcast_ln55_85" [viterbi.c:55]   --->   Operation 1976 'trunc' 'trunc_ln55_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_95 : Operation 1977 [1/1] (0.61ns)   --->   "%icmp_ln55_168 = icmp_ne  i11 %tmp_317, i11 2047" [viterbi.c:55]   --->   Operation 1977 'icmp' 'icmp_ln55_168' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1978 [1/1] (0.98ns)   --->   "%icmp_ln55_169 = icmp_eq  i52 %trunc_ln55_84, i52 0" [viterbi.c:55]   --->   Operation 1978 'icmp' 'icmp_ln55_169' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_85)   --->   "%or_ln55_115 = or i1 %icmp_ln55_169, i1 %icmp_ln55_168" [viterbi.c:55]   --->   Operation 1979 'or' 'or_ln55_115' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1980 [1/1] (0.61ns)   --->   "%icmp_ln55_170 = icmp_ne  i11 %tmp_318, i11 2047" [viterbi.c:55]   --->   Operation 1980 'icmp' 'icmp_ln55_170' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1981 [1/1] (0.98ns)   --->   "%icmp_ln55_171 = icmp_eq  i52 %trunc_ln55_85, i52 0" [viterbi.c:55]   --->   Operation 1981 'icmp' 'icmp_ln55_171' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_85)   --->   "%or_ln55_116 = or i1 %icmp_ln55_171, i1 %icmp_ln55_170" [viterbi.c:55]   --->   Operation 1982 'or' 'or_ln55_116' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_85)   --->   "%and_ln55_84 = and i1 %or_ln55_115, i1 %or_ln55_116" [viterbi.c:55]   --->   Operation 1983 'and' 'and_ln55_84' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1984 [1/2] (2.01ns)   --->   "%tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln55_81" [viterbi.c:55]   --->   Operation 1984 'dcmp' 'tmp_319' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1985 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_85 = and i1 %and_ln55_84, i1 %tmp_319" [viterbi.c:55]   --->   Operation 1985 'and' 'and_ln55_85' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1986 [1/1] (0.41ns)   --->   "%select_ln55_82 = select i1 %and_ln55_85, i64 %p_3_41, i64 %select_ln55_81" [viterbi.c:55]   --->   Operation 1986 'select' 'select_ln55_82' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.01>
ST_96 : Operation 1987 [2/2] (2.01ns)   --->   "%tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln55_82" [viterbi.c:55]   --->   Operation 1987 'dcmp' 'tmp_322' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.54>
ST_97 : Operation 1988 [1/1] (0.00ns)   --->   "%bitcast_ln55_86 = bitcast i64 %p_3_42" [viterbi.c:55]   --->   Operation 1988 'bitcast' 'bitcast_ln55_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_97 : Operation 1989 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_86, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1989 'partselect' 'tmp_320' <Predicate = (!tmp)> <Delay = 0.00>
ST_97 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln55_86 = trunc i64 %bitcast_ln55_86" [viterbi.c:55]   --->   Operation 1990 'trunc' 'trunc_ln55_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_97 : Operation 1991 [1/1] (0.00ns)   --->   "%bitcast_ln55_87 = bitcast i64 %select_ln55_82" [viterbi.c:55]   --->   Operation 1991 'bitcast' 'bitcast_ln55_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_97 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_87, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1992 'partselect' 'tmp_321' <Predicate = (!tmp)> <Delay = 0.00>
ST_97 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln55_87 = trunc i64 %bitcast_ln55_87" [viterbi.c:55]   --->   Operation 1993 'trunc' 'trunc_ln55_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_97 : Operation 1994 [1/1] (0.61ns)   --->   "%icmp_ln55_172 = icmp_ne  i11 %tmp_320, i11 2047" [viterbi.c:55]   --->   Operation 1994 'icmp' 'icmp_ln55_172' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1995 [1/1] (0.98ns)   --->   "%icmp_ln55_173 = icmp_eq  i52 %trunc_ln55_86, i52 0" [viterbi.c:55]   --->   Operation 1995 'icmp' 'icmp_ln55_173' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_87)   --->   "%or_ln55_117 = or i1 %icmp_ln55_173, i1 %icmp_ln55_172" [viterbi.c:55]   --->   Operation 1996 'or' 'or_ln55_117' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1997 [1/1] (0.61ns)   --->   "%icmp_ln55_174 = icmp_ne  i11 %tmp_321, i11 2047" [viterbi.c:55]   --->   Operation 1997 'icmp' 'icmp_ln55_174' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1998 [1/1] (0.98ns)   --->   "%icmp_ln55_175 = icmp_eq  i52 %trunc_ln55_87, i52 0" [viterbi.c:55]   --->   Operation 1998 'icmp' 'icmp_ln55_175' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_87)   --->   "%or_ln55_118 = or i1 %icmp_ln55_175, i1 %icmp_ln55_174" [viterbi.c:55]   --->   Operation 1999 'or' 'or_ln55_118' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_87)   --->   "%and_ln55_86 = and i1 %or_ln55_117, i1 %or_ln55_118" [viterbi.c:55]   --->   Operation 2000 'and' 'and_ln55_86' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2001 [1/2] (2.01ns)   --->   "%tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln55_82" [viterbi.c:55]   --->   Operation 2001 'dcmp' 'tmp_322' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2002 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_87 = and i1 %and_ln55_86, i1 %tmp_322" [viterbi.c:55]   --->   Operation 2002 'and' 'and_ln55_87' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2003 [1/1] (0.41ns)   --->   "%select_ln55_85 = select i1 %and_ln55_87, i64 %p_3_42, i64 %select_ln55_82" [viterbi.c:55]   --->   Operation 2003 'select' 'select_ln55_85' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.01>
ST_98 : Operation 2004 [2/2] (2.01ns)   --->   "%tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln55_85" [viterbi.c:55]   --->   Operation 2004 'dcmp' 'tmp_325' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.54>
ST_99 : Operation 2005 [1/1] (0.00ns)   --->   "%bitcast_ln55_88 = bitcast i64 %p_3_43" [viterbi.c:55]   --->   Operation 2005 'bitcast' 'bitcast_ln55_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_99 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_88, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2006 'partselect' 'tmp_323' <Predicate = (!tmp)> <Delay = 0.00>
ST_99 : Operation 2007 [1/1] (0.00ns)   --->   "%trunc_ln55_88 = trunc i64 %bitcast_ln55_88" [viterbi.c:55]   --->   Operation 2007 'trunc' 'trunc_ln55_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_99 : Operation 2008 [1/1] (0.00ns)   --->   "%bitcast_ln55_89 = bitcast i64 %select_ln55_85" [viterbi.c:55]   --->   Operation 2008 'bitcast' 'bitcast_ln55_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_99 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_89, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2009 'partselect' 'tmp_324' <Predicate = (!tmp)> <Delay = 0.00>
ST_99 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln55_89 = trunc i64 %bitcast_ln55_89" [viterbi.c:55]   --->   Operation 2010 'trunc' 'trunc_ln55_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_99 : Operation 2011 [1/1] (0.61ns)   --->   "%icmp_ln55_176 = icmp_ne  i11 %tmp_323, i11 2047" [viterbi.c:55]   --->   Operation 2011 'icmp' 'icmp_ln55_176' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2012 [1/1] (0.98ns)   --->   "%icmp_ln55_177 = icmp_eq  i52 %trunc_ln55_88, i52 0" [viterbi.c:55]   --->   Operation 2012 'icmp' 'icmp_ln55_177' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_89)   --->   "%or_ln55_119 = or i1 %icmp_ln55_177, i1 %icmp_ln55_176" [viterbi.c:55]   --->   Operation 2013 'or' 'or_ln55_119' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2014 [1/1] (0.61ns)   --->   "%icmp_ln55_178 = icmp_ne  i11 %tmp_324, i11 2047" [viterbi.c:55]   --->   Operation 2014 'icmp' 'icmp_ln55_178' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2015 [1/1] (0.98ns)   --->   "%icmp_ln55_179 = icmp_eq  i52 %trunc_ln55_89, i52 0" [viterbi.c:55]   --->   Operation 2015 'icmp' 'icmp_ln55_179' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_89)   --->   "%or_ln55_120 = or i1 %icmp_ln55_179, i1 %icmp_ln55_178" [viterbi.c:55]   --->   Operation 2016 'or' 'or_ln55_120' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_89)   --->   "%and_ln55_88 = and i1 %or_ln55_119, i1 %or_ln55_120" [viterbi.c:55]   --->   Operation 2017 'and' 'and_ln55_88' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2018 [1/2] (2.01ns)   --->   "%tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln55_85" [viterbi.c:55]   --->   Operation 2018 'dcmp' 'tmp_325' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2019 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_89 = and i1 %and_ln55_88, i1 %tmp_325" [viterbi.c:55]   --->   Operation 2019 'and' 'and_ln55_89' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2020 [1/1] (0.41ns)   --->   "%select_ln55_86 = select i1 %and_ln55_89, i64 %p_3_43, i64 %select_ln55_85" [viterbi.c:55]   --->   Operation 2020 'select' 'select_ln55_86' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.01>
ST_100 : Operation 2021 [2/2] (2.01ns)   --->   "%tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln55_86" [viterbi.c:55]   --->   Operation 2021 'dcmp' 'tmp_328' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.54>
ST_101 : Operation 2022 [1/1] (0.00ns)   --->   "%bitcast_ln55_90 = bitcast i64 %p_3_44" [viterbi.c:55]   --->   Operation 2022 'bitcast' 'bitcast_ln55_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_101 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_90, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2023 'partselect' 'tmp_326' <Predicate = (!tmp)> <Delay = 0.00>
ST_101 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln55_90 = trunc i64 %bitcast_ln55_90" [viterbi.c:55]   --->   Operation 2024 'trunc' 'trunc_ln55_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_101 : Operation 2025 [1/1] (0.00ns)   --->   "%bitcast_ln55_91 = bitcast i64 %select_ln55_86" [viterbi.c:55]   --->   Operation 2025 'bitcast' 'bitcast_ln55_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_101 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_91, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2026 'partselect' 'tmp_327' <Predicate = (!tmp)> <Delay = 0.00>
ST_101 : Operation 2027 [1/1] (0.00ns)   --->   "%trunc_ln55_91 = trunc i64 %bitcast_ln55_91" [viterbi.c:55]   --->   Operation 2027 'trunc' 'trunc_ln55_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_101 : Operation 2028 [1/1] (0.61ns)   --->   "%icmp_ln55_180 = icmp_ne  i11 %tmp_326, i11 2047" [viterbi.c:55]   --->   Operation 2028 'icmp' 'icmp_ln55_180' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2029 [1/1] (0.98ns)   --->   "%icmp_ln55_181 = icmp_eq  i52 %trunc_ln55_90, i52 0" [viterbi.c:55]   --->   Operation 2029 'icmp' 'icmp_ln55_181' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_91)   --->   "%or_ln55_121 = or i1 %icmp_ln55_181, i1 %icmp_ln55_180" [viterbi.c:55]   --->   Operation 2030 'or' 'or_ln55_121' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2031 [1/1] (0.61ns)   --->   "%icmp_ln55_182 = icmp_ne  i11 %tmp_327, i11 2047" [viterbi.c:55]   --->   Operation 2031 'icmp' 'icmp_ln55_182' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2032 [1/1] (0.98ns)   --->   "%icmp_ln55_183 = icmp_eq  i52 %trunc_ln55_91, i52 0" [viterbi.c:55]   --->   Operation 2032 'icmp' 'icmp_ln55_183' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_91)   --->   "%or_ln55_122 = or i1 %icmp_ln55_183, i1 %icmp_ln55_182" [viterbi.c:55]   --->   Operation 2033 'or' 'or_ln55_122' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_91)   --->   "%and_ln55_90 = and i1 %or_ln55_121, i1 %or_ln55_122" [viterbi.c:55]   --->   Operation 2034 'and' 'and_ln55_90' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2035 [1/2] (2.01ns)   --->   "%tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln55_86" [viterbi.c:55]   --->   Operation 2035 'dcmp' 'tmp_328' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2036 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_91 = and i1 %and_ln55_90, i1 %tmp_328" [viterbi.c:55]   --->   Operation 2036 'and' 'and_ln55_91' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2037 [1/1] (0.41ns)   --->   "%select_ln55_89 = select i1 %and_ln55_91, i64 %p_3_44, i64 %select_ln55_86" [viterbi.c:55]   --->   Operation 2037 'select' 'select_ln55_89' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.01>
ST_102 : Operation 2038 [2/2] (2.01ns)   --->   "%tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln55_89" [viterbi.c:55]   --->   Operation 2038 'dcmp' 'tmp_331' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.54>
ST_103 : Operation 2039 [1/1] (0.00ns)   --->   "%bitcast_ln55_92 = bitcast i64 %p_3_45" [viterbi.c:55]   --->   Operation 2039 'bitcast' 'bitcast_ln55_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_103 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_92, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2040 'partselect' 'tmp_329' <Predicate = (!tmp)> <Delay = 0.00>
ST_103 : Operation 2041 [1/1] (0.00ns)   --->   "%trunc_ln55_92 = trunc i64 %bitcast_ln55_92" [viterbi.c:55]   --->   Operation 2041 'trunc' 'trunc_ln55_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_103 : Operation 2042 [1/1] (0.00ns)   --->   "%bitcast_ln55_93 = bitcast i64 %select_ln55_89" [viterbi.c:55]   --->   Operation 2042 'bitcast' 'bitcast_ln55_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_103 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_93, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2043 'partselect' 'tmp_330' <Predicate = (!tmp)> <Delay = 0.00>
ST_103 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln55_93 = trunc i64 %bitcast_ln55_93" [viterbi.c:55]   --->   Operation 2044 'trunc' 'trunc_ln55_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_103 : Operation 2045 [1/1] (0.61ns)   --->   "%icmp_ln55_184 = icmp_ne  i11 %tmp_329, i11 2047" [viterbi.c:55]   --->   Operation 2045 'icmp' 'icmp_ln55_184' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2046 [1/1] (0.98ns)   --->   "%icmp_ln55_185 = icmp_eq  i52 %trunc_ln55_92, i52 0" [viterbi.c:55]   --->   Operation 2046 'icmp' 'icmp_ln55_185' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_93)   --->   "%or_ln55_123 = or i1 %icmp_ln55_185, i1 %icmp_ln55_184" [viterbi.c:55]   --->   Operation 2047 'or' 'or_ln55_123' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2048 [1/1] (0.61ns)   --->   "%icmp_ln55_186 = icmp_ne  i11 %tmp_330, i11 2047" [viterbi.c:55]   --->   Operation 2048 'icmp' 'icmp_ln55_186' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2049 [1/1] (0.98ns)   --->   "%icmp_ln55_187 = icmp_eq  i52 %trunc_ln55_93, i52 0" [viterbi.c:55]   --->   Operation 2049 'icmp' 'icmp_ln55_187' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_93)   --->   "%or_ln55_124 = or i1 %icmp_ln55_187, i1 %icmp_ln55_186" [viterbi.c:55]   --->   Operation 2050 'or' 'or_ln55_124' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_93)   --->   "%and_ln55_92 = and i1 %or_ln55_123, i1 %or_ln55_124" [viterbi.c:55]   --->   Operation 2051 'and' 'and_ln55_92' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2052 [1/2] (2.01ns)   --->   "%tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln55_89" [viterbi.c:55]   --->   Operation 2052 'dcmp' 'tmp_331' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2053 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_93 = and i1 %and_ln55_92, i1 %tmp_331" [viterbi.c:55]   --->   Operation 2053 'and' 'and_ln55_93' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2054 [1/1] (0.41ns)   --->   "%select_ln55_90 = select i1 %and_ln55_93, i64 %p_3_45, i64 %select_ln55_89" [viterbi.c:55]   --->   Operation 2054 'select' 'select_ln55_90' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.01>
ST_104 : Operation 2055 [2/2] (2.01ns)   --->   "%tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln55_90" [viterbi.c:55]   --->   Operation 2055 'dcmp' 'tmp_334' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.54>
ST_105 : Operation 2056 [1/1] (0.00ns)   --->   "%bitcast_ln55_94 = bitcast i64 %p_3_46" [viterbi.c:55]   --->   Operation 2056 'bitcast' 'bitcast_ln55_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_105 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_94, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2057 'partselect' 'tmp_332' <Predicate = (!tmp)> <Delay = 0.00>
ST_105 : Operation 2058 [1/1] (0.00ns)   --->   "%trunc_ln55_94 = trunc i64 %bitcast_ln55_94" [viterbi.c:55]   --->   Operation 2058 'trunc' 'trunc_ln55_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_105 : Operation 2059 [1/1] (0.00ns)   --->   "%bitcast_ln55_95 = bitcast i64 %select_ln55_90" [viterbi.c:55]   --->   Operation 2059 'bitcast' 'bitcast_ln55_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_105 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_95, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2060 'partselect' 'tmp_333' <Predicate = (!tmp)> <Delay = 0.00>
ST_105 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln55_95 = trunc i64 %bitcast_ln55_95" [viterbi.c:55]   --->   Operation 2061 'trunc' 'trunc_ln55_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_105 : Operation 2062 [1/1] (0.61ns)   --->   "%icmp_ln55_188 = icmp_ne  i11 %tmp_332, i11 2047" [viterbi.c:55]   --->   Operation 2062 'icmp' 'icmp_ln55_188' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2063 [1/1] (0.98ns)   --->   "%icmp_ln55_189 = icmp_eq  i52 %trunc_ln55_94, i52 0" [viterbi.c:55]   --->   Operation 2063 'icmp' 'icmp_ln55_189' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_95)   --->   "%or_ln55_125 = or i1 %icmp_ln55_189, i1 %icmp_ln55_188" [viterbi.c:55]   --->   Operation 2064 'or' 'or_ln55_125' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2065 [1/1] (0.61ns)   --->   "%icmp_ln55_190 = icmp_ne  i11 %tmp_333, i11 2047" [viterbi.c:55]   --->   Operation 2065 'icmp' 'icmp_ln55_190' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2066 [1/1] (0.98ns)   --->   "%icmp_ln55_191 = icmp_eq  i52 %trunc_ln55_95, i52 0" [viterbi.c:55]   --->   Operation 2066 'icmp' 'icmp_ln55_191' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_95)   --->   "%or_ln55_126 = or i1 %icmp_ln55_191, i1 %icmp_ln55_190" [viterbi.c:55]   --->   Operation 2067 'or' 'or_ln55_126' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_95)   --->   "%and_ln55_94 = and i1 %or_ln55_125, i1 %or_ln55_126" [viterbi.c:55]   --->   Operation 2068 'and' 'and_ln55_94' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2069 [1/2] (2.01ns)   --->   "%tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln55_90" [viterbi.c:55]   --->   Operation 2069 'dcmp' 'tmp_334' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2070 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_95 = and i1 %and_ln55_94, i1 %tmp_334" [viterbi.c:55]   --->   Operation 2070 'and' 'and_ln55_95' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2071 [1/1] (0.41ns)   --->   "%select_ln55_93 = select i1 %and_ln55_95, i64 %p_3_46, i64 %select_ln55_90" [viterbi.c:55]   --->   Operation 2071 'select' 'select_ln55_93' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.01>
ST_106 : Operation 2072 [2/2] (2.01ns)   --->   "%tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln55_93" [viterbi.c:55]   --->   Operation 2072 'dcmp' 'tmp_337' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.54>
ST_107 : Operation 2073 [1/1] (0.00ns)   --->   "%bitcast_ln55_96 = bitcast i64 %p_3_47" [viterbi.c:55]   --->   Operation 2073 'bitcast' 'bitcast_ln55_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_107 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_96, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2074 'partselect' 'tmp_335' <Predicate = (!tmp)> <Delay = 0.00>
ST_107 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln55_96 = trunc i64 %bitcast_ln55_96" [viterbi.c:55]   --->   Operation 2075 'trunc' 'trunc_ln55_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_107 : Operation 2076 [1/1] (0.00ns)   --->   "%bitcast_ln55_97 = bitcast i64 %select_ln55_93" [viterbi.c:55]   --->   Operation 2076 'bitcast' 'bitcast_ln55_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_107 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_97, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2077 'partselect' 'tmp_336' <Predicate = (!tmp)> <Delay = 0.00>
ST_107 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln55_97 = trunc i64 %bitcast_ln55_97" [viterbi.c:55]   --->   Operation 2078 'trunc' 'trunc_ln55_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_107 : Operation 2079 [1/1] (0.61ns)   --->   "%icmp_ln55_192 = icmp_ne  i11 %tmp_335, i11 2047" [viterbi.c:55]   --->   Operation 2079 'icmp' 'icmp_ln55_192' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2080 [1/1] (0.98ns)   --->   "%icmp_ln55_193 = icmp_eq  i52 %trunc_ln55_96, i52 0" [viterbi.c:55]   --->   Operation 2080 'icmp' 'icmp_ln55_193' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_97)   --->   "%or_ln55_127 = or i1 %icmp_ln55_193, i1 %icmp_ln55_192" [viterbi.c:55]   --->   Operation 2081 'or' 'or_ln55_127' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2082 [1/1] (0.61ns)   --->   "%icmp_ln55_194 = icmp_ne  i11 %tmp_336, i11 2047" [viterbi.c:55]   --->   Operation 2082 'icmp' 'icmp_ln55_194' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2083 [1/1] (0.98ns)   --->   "%icmp_ln55_195 = icmp_eq  i52 %trunc_ln55_97, i52 0" [viterbi.c:55]   --->   Operation 2083 'icmp' 'icmp_ln55_195' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_97)   --->   "%or_ln55_128 = or i1 %icmp_ln55_195, i1 %icmp_ln55_194" [viterbi.c:55]   --->   Operation 2084 'or' 'or_ln55_128' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_97)   --->   "%and_ln55_96 = and i1 %or_ln55_127, i1 %or_ln55_128" [viterbi.c:55]   --->   Operation 2085 'and' 'and_ln55_96' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2086 [1/2] (2.01ns)   --->   "%tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln55_93" [viterbi.c:55]   --->   Operation 2086 'dcmp' 'tmp_337' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2087 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_97 = and i1 %and_ln55_96, i1 %tmp_337" [viterbi.c:55]   --->   Operation 2087 'and' 'and_ln55_97' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2088 [1/1] (0.41ns)   --->   "%select_ln55_94 = select i1 %and_ln55_97, i64 %p_3_47, i64 %select_ln55_93" [viterbi.c:55]   --->   Operation 2088 'select' 'select_ln55_94' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.01>
ST_108 : Operation 2089 [2/2] (2.01ns)   --->   "%tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln55_94" [viterbi.c:55]   --->   Operation 2089 'dcmp' 'tmp_340' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.54>
ST_109 : Operation 2090 [1/1] (0.00ns)   --->   "%bitcast_ln55_98 = bitcast i64 %p_3_48" [viterbi.c:55]   --->   Operation 2090 'bitcast' 'bitcast_ln55_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_109 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_98, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2091 'partselect' 'tmp_338' <Predicate = (!tmp)> <Delay = 0.00>
ST_109 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln55_98 = trunc i64 %bitcast_ln55_98" [viterbi.c:55]   --->   Operation 2092 'trunc' 'trunc_ln55_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_109 : Operation 2093 [1/1] (0.00ns)   --->   "%bitcast_ln55_99 = bitcast i64 %select_ln55_94" [viterbi.c:55]   --->   Operation 2093 'bitcast' 'bitcast_ln55_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_109 : Operation 2094 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_99, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2094 'partselect' 'tmp_339' <Predicate = (!tmp)> <Delay = 0.00>
ST_109 : Operation 2095 [1/1] (0.00ns)   --->   "%trunc_ln55_99 = trunc i64 %bitcast_ln55_99" [viterbi.c:55]   --->   Operation 2095 'trunc' 'trunc_ln55_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_109 : Operation 2096 [1/1] (0.61ns)   --->   "%icmp_ln55_196 = icmp_ne  i11 %tmp_338, i11 2047" [viterbi.c:55]   --->   Operation 2096 'icmp' 'icmp_ln55_196' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2097 [1/1] (0.98ns)   --->   "%icmp_ln55_197 = icmp_eq  i52 %trunc_ln55_98, i52 0" [viterbi.c:55]   --->   Operation 2097 'icmp' 'icmp_ln55_197' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_99)   --->   "%or_ln55_129 = or i1 %icmp_ln55_197, i1 %icmp_ln55_196" [viterbi.c:55]   --->   Operation 2098 'or' 'or_ln55_129' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2099 [1/1] (0.61ns)   --->   "%icmp_ln55_198 = icmp_ne  i11 %tmp_339, i11 2047" [viterbi.c:55]   --->   Operation 2099 'icmp' 'icmp_ln55_198' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2100 [1/1] (0.98ns)   --->   "%icmp_ln55_199 = icmp_eq  i52 %trunc_ln55_99, i52 0" [viterbi.c:55]   --->   Operation 2100 'icmp' 'icmp_ln55_199' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_99)   --->   "%or_ln55_130 = or i1 %icmp_ln55_199, i1 %icmp_ln55_198" [viterbi.c:55]   --->   Operation 2101 'or' 'or_ln55_130' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_99)   --->   "%and_ln55_98 = and i1 %or_ln55_129, i1 %or_ln55_130" [viterbi.c:55]   --->   Operation 2102 'and' 'and_ln55_98' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2103 [1/2] (2.01ns)   --->   "%tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln55_94" [viterbi.c:55]   --->   Operation 2103 'dcmp' 'tmp_340' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_99 = and i1 %and_ln55_98, i1 %tmp_340" [viterbi.c:55]   --->   Operation 2104 'and' 'and_ln55_99' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2105 [1/1] (0.41ns)   --->   "%select_ln55_97 = select i1 %and_ln55_99, i64 %p_3_48, i64 %select_ln55_94" [viterbi.c:55]   --->   Operation 2105 'select' 'select_ln55_97' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.01>
ST_110 : Operation 2106 [2/2] (2.01ns)   --->   "%tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln55_97" [viterbi.c:55]   --->   Operation 2106 'dcmp' 'tmp_343' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.54>
ST_111 : Operation 2107 [1/1] (0.00ns)   --->   "%bitcast_ln55_100 = bitcast i64 %p_3_49" [viterbi.c:55]   --->   Operation 2107 'bitcast' 'bitcast_ln55_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_111 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_100, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2108 'partselect' 'tmp_341' <Predicate = (!tmp)> <Delay = 0.00>
ST_111 : Operation 2109 [1/1] (0.00ns)   --->   "%trunc_ln55_100 = trunc i64 %bitcast_ln55_100" [viterbi.c:55]   --->   Operation 2109 'trunc' 'trunc_ln55_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_111 : Operation 2110 [1/1] (0.00ns)   --->   "%bitcast_ln55_101 = bitcast i64 %select_ln55_97" [viterbi.c:55]   --->   Operation 2110 'bitcast' 'bitcast_ln55_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_111 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_101, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2111 'partselect' 'tmp_342' <Predicate = (!tmp)> <Delay = 0.00>
ST_111 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln55_101 = trunc i64 %bitcast_ln55_101" [viterbi.c:55]   --->   Operation 2112 'trunc' 'trunc_ln55_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_111 : Operation 2113 [1/1] (0.61ns)   --->   "%icmp_ln55_200 = icmp_ne  i11 %tmp_341, i11 2047" [viterbi.c:55]   --->   Operation 2113 'icmp' 'icmp_ln55_200' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2114 [1/1] (0.98ns)   --->   "%icmp_ln55_201 = icmp_eq  i52 %trunc_ln55_100, i52 0" [viterbi.c:55]   --->   Operation 2114 'icmp' 'icmp_ln55_201' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_101)   --->   "%or_ln55_131 = or i1 %icmp_ln55_201, i1 %icmp_ln55_200" [viterbi.c:55]   --->   Operation 2115 'or' 'or_ln55_131' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2116 [1/1] (0.61ns)   --->   "%icmp_ln55_202 = icmp_ne  i11 %tmp_342, i11 2047" [viterbi.c:55]   --->   Operation 2116 'icmp' 'icmp_ln55_202' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2117 [1/1] (0.98ns)   --->   "%icmp_ln55_203 = icmp_eq  i52 %trunc_ln55_101, i52 0" [viterbi.c:55]   --->   Operation 2117 'icmp' 'icmp_ln55_203' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_101)   --->   "%or_ln55_132 = or i1 %icmp_ln55_203, i1 %icmp_ln55_202" [viterbi.c:55]   --->   Operation 2118 'or' 'or_ln55_132' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_101)   --->   "%and_ln55_100 = and i1 %or_ln55_131, i1 %or_ln55_132" [viterbi.c:55]   --->   Operation 2119 'and' 'and_ln55_100' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2120 [1/2] (2.01ns)   --->   "%tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln55_97" [viterbi.c:55]   --->   Operation 2120 'dcmp' 'tmp_343' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_101 = and i1 %and_ln55_100, i1 %tmp_343" [viterbi.c:55]   --->   Operation 2121 'and' 'and_ln55_101' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2122 [1/1] (0.41ns)   --->   "%select_ln55_98 = select i1 %and_ln55_101, i64 %p_3_49, i64 %select_ln55_97" [viterbi.c:55]   --->   Operation 2122 'select' 'select_ln55_98' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.01>
ST_112 : Operation 2123 [2/2] (2.01ns)   --->   "%tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln55_98" [viterbi.c:55]   --->   Operation 2123 'dcmp' 'tmp_346' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.54>
ST_113 : Operation 2124 [1/1] (0.00ns)   --->   "%bitcast_ln55_102 = bitcast i64 %p_3_50" [viterbi.c:55]   --->   Operation 2124 'bitcast' 'bitcast_ln55_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_113 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_102, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2125 'partselect' 'tmp_344' <Predicate = (!tmp)> <Delay = 0.00>
ST_113 : Operation 2126 [1/1] (0.00ns)   --->   "%trunc_ln55_102 = trunc i64 %bitcast_ln55_102" [viterbi.c:55]   --->   Operation 2126 'trunc' 'trunc_ln55_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_113 : Operation 2127 [1/1] (0.00ns)   --->   "%bitcast_ln55_103 = bitcast i64 %select_ln55_98" [viterbi.c:55]   --->   Operation 2127 'bitcast' 'bitcast_ln55_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_113 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_103, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2128 'partselect' 'tmp_345' <Predicate = (!tmp)> <Delay = 0.00>
ST_113 : Operation 2129 [1/1] (0.00ns)   --->   "%trunc_ln55_103 = trunc i64 %bitcast_ln55_103" [viterbi.c:55]   --->   Operation 2129 'trunc' 'trunc_ln55_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_113 : Operation 2130 [1/1] (0.61ns)   --->   "%icmp_ln55_204 = icmp_ne  i11 %tmp_344, i11 2047" [viterbi.c:55]   --->   Operation 2130 'icmp' 'icmp_ln55_204' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2131 [1/1] (0.98ns)   --->   "%icmp_ln55_205 = icmp_eq  i52 %trunc_ln55_102, i52 0" [viterbi.c:55]   --->   Operation 2131 'icmp' 'icmp_ln55_205' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_103)   --->   "%or_ln55_133 = or i1 %icmp_ln55_205, i1 %icmp_ln55_204" [viterbi.c:55]   --->   Operation 2132 'or' 'or_ln55_133' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2133 [1/1] (0.61ns)   --->   "%icmp_ln55_206 = icmp_ne  i11 %tmp_345, i11 2047" [viterbi.c:55]   --->   Operation 2133 'icmp' 'icmp_ln55_206' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2134 [1/1] (0.98ns)   --->   "%icmp_ln55_207 = icmp_eq  i52 %trunc_ln55_103, i52 0" [viterbi.c:55]   --->   Operation 2134 'icmp' 'icmp_ln55_207' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_103)   --->   "%or_ln55_134 = or i1 %icmp_ln55_207, i1 %icmp_ln55_206" [viterbi.c:55]   --->   Operation 2135 'or' 'or_ln55_134' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_103)   --->   "%and_ln55_102 = and i1 %or_ln55_133, i1 %or_ln55_134" [viterbi.c:55]   --->   Operation 2136 'and' 'and_ln55_102' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2137 [1/2] (2.01ns)   --->   "%tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln55_98" [viterbi.c:55]   --->   Operation 2137 'dcmp' 'tmp_346' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_103 = and i1 %and_ln55_102, i1 %tmp_346" [viterbi.c:55]   --->   Operation 2138 'and' 'and_ln55_103' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2139 [1/1] (0.41ns)   --->   "%select_ln55_101 = select i1 %and_ln55_103, i64 %p_3_50, i64 %select_ln55_98" [viterbi.c:55]   --->   Operation 2139 'select' 'select_ln55_101' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.01>
ST_114 : Operation 2140 [2/2] (2.01ns)   --->   "%tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln55_101" [viterbi.c:55]   --->   Operation 2140 'dcmp' 'tmp_349' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.54>
ST_115 : Operation 2141 [1/1] (0.00ns)   --->   "%bitcast_ln55_104 = bitcast i64 %p_3_51" [viterbi.c:55]   --->   Operation 2141 'bitcast' 'bitcast_ln55_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_115 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_104, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2142 'partselect' 'tmp_347' <Predicate = (!tmp)> <Delay = 0.00>
ST_115 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln55_104 = trunc i64 %bitcast_ln55_104" [viterbi.c:55]   --->   Operation 2143 'trunc' 'trunc_ln55_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_115 : Operation 2144 [1/1] (0.00ns)   --->   "%bitcast_ln55_105 = bitcast i64 %select_ln55_101" [viterbi.c:55]   --->   Operation 2144 'bitcast' 'bitcast_ln55_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_115 : Operation 2145 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_105, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2145 'partselect' 'tmp_348' <Predicate = (!tmp)> <Delay = 0.00>
ST_115 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln55_105 = trunc i64 %bitcast_ln55_105" [viterbi.c:55]   --->   Operation 2146 'trunc' 'trunc_ln55_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_115 : Operation 2147 [1/1] (0.61ns)   --->   "%icmp_ln55_208 = icmp_ne  i11 %tmp_347, i11 2047" [viterbi.c:55]   --->   Operation 2147 'icmp' 'icmp_ln55_208' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2148 [1/1] (0.98ns)   --->   "%icmp_ln55_209 = icmp_eq  i52 %trunc_ln55_104, i52 0" [viterbi.c:55]   --->   Operation 2148 'icmp' 'icmp_ln55_209' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_105)   --->   "%or_ln55_135 = or i1 %icmp_ln55_209, i1 %icmp_ln55_208" [viterbi.c:55]   --->   Operation 2149 'or' 'or_ln55_135' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2150 [1/1] (0.61ns)   --->   "%icmp_ln55_210 = icmp_ne  i11 %tmp_348, i11 2047" [viterbi.c:55]   --->   Operation 2150 'icmp' 'icmp_ln55_210' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2151 [1/1] (0.98ns)   --->   "%icmp_ln55_211 = icmp_eq  i52 %trunc_ln55_105, i52 0" [viterbi.c:55]   --->   Operation 2151 'icmp' 'icmp_ln55_211' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_105)   --->   "%or_ln55_136 = or i1 %icmp_ln55_211, i1 %icmp_ln55_210" [viterbi.c:55]   --->   Operation 2152 'or' 'or_ln55_136' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_105)   --->   "%and_ln55_104 = and i1 %or_ln55_135, i1 %or_ln55_136" [viterbi.c:55]   --->   Operation 2153 'and' 'and_ln55_104' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2154 [1/2] (2.01ns)   --->   "%tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln55_101" [viterbi.c:55]   --->   Operation 2154 'dcmp' 'tmp_349' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_105 = and i1 %and_ln55_104, i1 %tmp_349" [viterbi.c:55]   --->   Operation 2155 'and' 'and_ln55_105' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2156 [1/1] (0.41ns)   --->   "%select_ln55_102 = select i1 %and_ln55_105, i64 %p_3_51, i64 %select_ln55_101" [viterbi.c:55]   --->   Operation 2156 'select' 'select_ln55_102' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.01>
ST_116 : Operation 2157 [2/2] (2.01ns)   --->   "%tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln55_102" [viterbi.c:55]   --->   Operation 2157 'dcmp' 'tmp_352' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.54>
ST_117 : Operation 2158 [1/1] (0.00ns)   --->   "%bitcast_ln55_106 = bitcast i64 %p_3_52" [viterbi.c:55]   --->   Operation 2158 'bitcast' 'bitcast_ln55_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_117 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_106, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2159 'partselect' 'tmp_350' <Predicate = (!tmp)> <Delay = 0.00>
ST_117 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln55_106 = trunc i64 %bitcast_ln55_106" [viterbi.c:55]   --->   Operation 2160 'trunc' 'trunc_ln55_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_117 : Operation 2161 [1/1] (0.00ns)   --->   "%bitcast_ln55_107 = bitcast i64 %select_ln55_102" [viterbi.c:55]   --->   Operation 2161 'bitcast' 'bitcast_ln55_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_117 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_107, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2162 'partselect' 'tmp_351' <Predicate = (!tmp)> <Delay = 0.00>
ST_117 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln55_107 = trunc i64 %bitcast_ln55_107" [viterbi.c:55]   --->   Operation 2163 'trunc' 'trunc_ln55_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_117 : Operation 2164 [1/1] (0.61ns)   --->   "%icmp_ln55_212 = icmp_ne  i11 %tmp_350, i11 2047" [viterbi.c:55]   --->   Operation 2164 'icmp' 'icmp_ln55_212' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2165 [1/1] (0.98ns)   --->   "%icmp_ln55_213 = icmp_eq  i52 %trunc_ln55_106, i52 0" [viterbi.c:55]   --->   Operation 2165 'icmp' 'icmp_ln55_213' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_107)   --->   "%or_ln55_137 = or i1 %icmp_ln55_213, i1 %icmp_ln55_212" [viterbi.c:55]   --->   Operation 2166 'or' 'or_ln55_137' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2167 [1/1] (0.61ns)   --->   "%icmp_ln55_214 = icmp_ne  i11 %tmp_351, i11 2047" [viterbi.c:55]   --->   Operation 2167 'icmp' 'icmp_ln55_214' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2168 [1/1] (0.98ns)   --->   "%icmp_ln55_215 = icmp_eq  i52 %trunc_ln55_107, i52 0" [viterbi.c:55]   --->   Operation 2168 'icmp' 'icmp_ln55_215' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_107)   --->   "%or_ln55_138 = or i1 %icmp_ln55_215, i1 %icmp_ln55_214" [viterbi.c:55]   --->   Operation 2169 'or' 'or_ln55_138' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_107)   --->   "%and_ln55_106 = and i1 %or_ln55_137, i1 %or_ln55_138" [viterbi.c:55]   --->   Operation 2170 'and' 'and_ln55_106' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2171 [1/2] (2.01ns)   --->   "%tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln55_102" [viterbi.c:55]   --->   Operation 2171 'dcmp' 'tmp_352' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_107 = and i1 %and_ln55_106, i1 %tmp_352" [viterbi.c:55]   --->   Operation 2172 'and' 'and_ln55_107' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2173 [1/1] (0.41ns)   --->   "%select_ln55_105 = select i1 %and_ln55_107, i64 %p_3_52, i64 %select_ln55_102" [viterbi.c:55]   --->   Operation 2173 'select' 'select_ln55_105' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.01>
ST_118 : Operation 2174 [2/2] (2.01ns)   --->   "%tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln55_105" [viterbi.c:55]   --->   Operation 2174 'dcmp' 'tmp_355' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.54>
ST_119 : Operation 2175 [1/1] (0.00ns)   --->   "%bitcast_ln55_108 = bitcast i64 %p_3_53" [viterbi.c:55]   --->   Operation 2175 'bitcast' 'bitcast_ln55_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_119 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_108, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2176 'partselect' 'tmp_353' <Predicate = (!tmp)> <Delay = 0.00>
ST_119 : Operation 2177 [1/1] (0.00ns)   --->   "%trunc_ln55_108 = trunc i64 %bitcast_ln55_108" [viterbi.c:55]   --->   Operation 2177 'trunc' 'trunc_ln55_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_119 : Operation 2178 [1/1] (0.00ns)   --->   "%bitcast_ln55_109 = bitcast i64 %select_ln55_105" [viterbi.c:55]   --->   Operation 2178 'bitcast' 'bitcast_ln55_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_119 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_109, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2179 'partselect' 'tmp_354' <Predicate = (!tmp)> <Delay = 0.00>
ST_119 : Operation 2180 [1/1] (0.00ns)   --->   "%trunc_ln55_109 = trunc i64 %bitcast_ln55_109" [viterbi.c:55]   --->   Operation 2180 'trunc' 'trunc_ln55_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_119 : Operation 2181 [1/1] (0.61ns)   --->   "%icmp_ln55_216 = icmp_ne  i11 %tmp_353, i11 2047" [viterbi.c:55]   --->   Operation 2181 'icmp' 'icmp_ln55_216' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2182 [1/1] (0.98ns)   --->   "%icmp_ln55_217 = icmp_eq  i52 %trunc_ln55_108, i52 0" [viterbi.c:55]   --->   Operation 2182 'icmp' 'icmp_ln55_217' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_109)   --->   "%or_ln55_139 = or i1 %icmp_ln55_217, i1 %icmp_ln55_216" [viterbi.c:55]   --->   Operation 2183 'or' 'or_ln55_139' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2184 [1/1] (0.61ns)   --->   "%icmp_ln55_218 = icmp_ne  i11 %tmp_354, i11 2047" [viterbi.c:55]   --->   Operation 2184 'icmp' 'icmp_ln55_218' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2185 [1/1] (0.98ns)   --->   "%icmp_ln55_219 = icmp_eq  i52 %trunc_ln55_109, i52 0" [viterbi.c:55]   --->   Operation 2185 'icmp' 'icmp_ln55_219' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_109)   --->   "%or_ln55_140 = or i1 %icmp_ln55_219, i1 %icmp_ln55_218" [viterbi.c:55]   --->   Operation 2186 'or' 'or_ln55_140' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_109)   --->   "%and_ln55_108 = and i1 %or_ln55_139, i1 %or_ln55_140" [viterbi.c:55]   --->   Operation 2187 'and' 'and_ln55_108' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2188 [1/2] (2.01ns)   --->   "%tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln55_105" [viterbi.c:55]   --->   Operation 2188 'dcmp' 'tmp_355' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_109 = and i1 %and_ln55_108, i1 %tmp_355" [viterbi.c:55]   --->   Operation 2189 'and' 'and_ln55_109' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2190 [1/1] (0.41ns)   --->   "%select_ln55_106 = select i1 %and_ln55_109, i64 %p_3_53, i64 %select_ln55_105" [viterbi.c:55]   --->   Operation 2190 'select' 'select_ln55_106' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.01>
ST_120 : Operation 2191 [2/2] (2.01ns)   --->   "%tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln55_106" [viterbi.c:55]   --->   Operation 2191 'dcmp' 'tmp_358' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.54>
ST_121 : Operation 2192 [1/1] (0.00ns)   --->   "%bitcast_ln55_110 = bitcast i64 %p_3_54" [viterbi.c:55]   --->   Operation 2192 'bitcast' 'bitcast_ln55_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_121 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_110, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2193 'partselect' 'tmp_356' <Predicate = (!tmp)> <Delay = 0.00>
ST_121 : Operation 2194 [1/1] (0.00ns)   --->   "%trunc_ln55_110 = trunc i64 %bitcast_ln55_110" [viterbi.c:55]   --->   Operation 2194 'trunc' 'trunc_ln55_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_121 : Operation 2195 [1/1] (0.00ns)   --->   "%bitcast_ln55_111 = bitcast i64 %select_ln55_106" [viterbi.c:55]   --->   Operation 2195 'bitcast' 'bitcast_ln55_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_121 : Operation 2196 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_111, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2196 'partselect' 'tmp_357' <Predicate = (!tmp)> <Delay = 0.00>
ST_121 : Operation 2197 [1/1] (0.00ns)   --->   "%trunc_ln55_111 = trunc i64 %bitcast_ln55_111" [viterbi.c:55]   --->   Operation 2197 'trunc' 'trunc_ln55_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_121 : Operation 2198 [1/1] (0.61ns)   --->   "%icmp_ln55_220 = icmp_ne  i11 %tmp_356, i11 2047" [viterbi.c:55]   --->   Operation 2198 'icmp' 'icmp_ln55_220' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2199 [1/1] (0.98ns)   --->   "%icmp_ln55_221 = icmp_eq  i52 %trunc_ln55_110, i52 0" [viterbi.c:55]   --->   Operation 2199 'icmp' 'icmp_ln55_221' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_111)   --->   "%or_ln55_141 = or i1 %icmp_ln55_221, i1 %icmp_ln55_220" [viterbi.c:55]   --->   Operation 2200 'or' 'or_ln55_141' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2201 [1/1] (0.61ns)   --->   "%icmp_ln55_222 = icmp_ne  i11 %tmp_357, i11 2047" [viterbi.c:55]   --->   Operation 2201 'icmp' 'icmp_ln55_222' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2202 [1/1] (0.98ns)   --->   "%icmp_ln55_223 = icmp_eq  i52 %trunc_ln55_111, i52 0" [viterbi.c:55]   --->   Operation 2202 'icmp' 'icmp_ln55_223' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_111)   --->   "%or_ln55_142 = or i1 %icmp_ln55_223, i1 %icmp_ln55_222" [viterbi.c:55]   --->   Operation 2203 'or' 'or_ln55_142' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_111)   --->   "%and_ln55_110 = and i1 %or_ln55_141, i1 %or_ln55_142" [viterbi.c:55]   --->   Operation 2204 'and' 'and_ln55_110' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2205 [1/2] (2.01ns)   --->   "%tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln55_106" [viterbi.c:55]   --->   Operation 2205 'dcmp' 'tmp_358' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2206 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_111 = and i1 %and_ln55_110, i1 %tmp_358" [viterbi.c:55]   --->   Operation 2206 'and' 'and_ln55_111' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2207 [1/1] (0.41ns)   --->   "%select_ln55_109 = select i1 %and_ln55_111, i64 %p_3_54, i64 %select_ln55_106" [viterbi.c:55]   --->   Operation 2207 'select' 'select_ln55_109' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.01>
ST_122 : Operation 2208 [2/2] (2.01ns)   --->   "%tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln55_109" [viterbi.c:55]   --->   Operation 2208 'dcmp' 'tmp_361' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.54>
ST_123 : Operation 2209 [1/1] (0.00ns)   --->   "%bitcast_ln55_112 = bitcast i64 %p_3_55" [viterbi.c:55]   --->   Operation 2209 'bitcast' 'bitcast_ln55_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_123 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_112, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2210 'partselect' 'tmp_359' <Predicate = (!tmp)> <Delay = 0.00>
ST_123 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln55_112 = trunc i64 %bitcast_ln55_112" [viterbi.c:55]   --->   Operation 2211 'trunc' 'trunc_ln55_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_123 : Operation 2212 [1/1] (0.00ns)   --->   "%bitcast_ln55_113 = bitcast i64 %select_ln55_109" [viterbi.c:55]   --->   Operation 2212 'bitcast' 'bitcast_ln55_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_123 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_113, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2213 'partselect' 'tmp_360' <Predicate = (!tmp)> <Delay = 0.00>
ST_123 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln55_113 = trunc i64 %bitcast_ln55_113" [viterbi.c:55]   --->   Operation 2214 'trunc' 'trunc_ln55_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_123 : Operation 2215 [1/1] (0.61ns)   --->   "%icmp_ln55_224 = icmp_ne  i11 %tmp_359, i11 2047" [viterbi.c:55]   --->   Operation 2215 'icmp' 'icmp_ln55_224' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2216 [1/1] (0.98ns)   --->   "%icmp_ln55_225 = icmp_eq  i52 %trunc_ln55_112, i52 0" [viterbi.c:55]   --->   Operation 2216 'icmp' 'icmp_ln55_225' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_113)   --->   "%or_ln55_143 = or i1 %icmp_ln55_225, i1 %icmp_ln55_224" [viterbi.c:55]   --->   Operation 2217 'or' 'or_ln55_143' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2218 [1/1] (0.61ns)   --->   "%icmp_ln55_226 = icmp_ne  i11 %tmp_360, i11 2047" [viterbi.c:55]   --->   Operation 2218 'icmp' 'icmp_ln55_226' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2219 [1/1] (0.98ns)   --->   "%icmp_ln55_227 = icmp_eq  i52 %trunc_ln55_113, i52 0" [viterbi.c:55]   --->   Operation 2219 'icmp' 'icmp_ln55_227' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_113)   --->   "%or_ln55_144 = or i1 %icmp_ln55_227, i1 %icmp_ln55_226" [viterbi.c:55]   --->   Operation 2220 'or' 'or_ln55_144' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_113)   --->   "%and_ln55_112 = and i1 %or_ln55_143, i1 %or_ln55_144" [viterbi.c:55]   --->   Operation 2221 'and' 'and_ln55_112' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2222 [1/2] (2.01ns)   --->   "%tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln55_109" [viterbi.c:55]   --->   Operation 2222 'dcmp' 'tmp_361' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2223 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_113 = and i1 %and_ln55_112, i1 %tmp_361" [viterbi.c:55]   --->   Operation 2223 'and' 'and_ln55_113' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2224 [1/1] (0.41ns)   --->   "%select_ln55_110 = select i1 %and_ln55_113, i64 %p_3_55, i64 %select_ln55_109" [viterbi.c:55]   --->   Operation 2224 'select' 'select_ln55_110' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.01>
ST_124 : Operation 2225 [2/2] (2.01ns)   --->   "%tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln55_110" [viterbi.c:55]   --->   Operation 2225 'dcmp' 'tmp_364' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.54>
ST_125 : Operation 2226 [1/1] (0.00ns)   --->   "%bitcast_ln55_114 = bitcast i64 %p_3_56" [viterbi.c:55]   --->   Operation 2226 'bitcast' 'bitcast_ln55_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_125 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_114, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2227 'partselect' 'tmp_362' <Predicate = (!tmp)> <Delay = 0.00>
ST_125 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln55_114 = trunc i64 %bitcast_ln55_114" [viterbi.c:55]   --->   Operation 2228 'trunc' 'trunc_ln55_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_125 : Operation 2229 [1/1] (0.00ns)   --->   "%bitcast_ln55_115 = bitcast i64 %select_ln55_110" [viterbi.c:55]   --->   Operation 2229 'bitcast' 'bitcast_ln55_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_125 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_115, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2230 'partselect' 'tmp_363' <Predicate = (!tmp)> <Delay = 0.00>
ST_125 : Operation 2231 [1/1] (0.00ns)   --->   "%trunc_ln55_115 = trunc i64 %bitcast_ln55_115" [viterbi.c:55]   --->   Operation 2231 'trunc' 'trunc_ln55_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_125 : Operation 2232 [1/1] (0.61ns)   --->   "%icmp_ln55_228 = icmp_ne  i11 %tmp_362, i11 2047" [viterbi.c:55]   --->   Operation 2232 'icmp' 'icmp_ln55_228' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2233 [1/1] (0.98ns)   --->   "%icmp_ln55_229 = icmp_eq  i52 %trunc_ln55_114, i52 0" [viterbi.c:55]   --->   Operation 2233 'icmp' 'icmp_ln55_229' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_115)   --->   "%or_ln55_145 = or i1 %icmp_ln55_229, i1 %icmp_ln55_228" [viterbi.c:55]   --->   Operation 2234 'or' 'or_ln55_145' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2235 [1/1] (0.61ns)   --->   "%icmp_ln55_230 = icmp_ne  i11 %tmp_363, i11 2047" [viterbi.c:55]   --->   Operation 2235 'icmp' 'icmp_ln55_230' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2236 [1/1] (0.98ns)   --->   "%icmp_ln55_231 = icmp_eq  i52 %trunc_ln55_115, i52 0" [viterbi.c:55]   --->   Operation 2236 'icmp' 'icmp_ln55_231' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_115)   --->   "%or_ln55_146 = or i1 %icmp_ln55_231, i1 %icmp_ln55_230" [viterbi.c:55]   --->   Operation 2237 'or' 'or_ln55_146' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_115)   --->   "%and_ln55_114 = and i1 %or_ln55_145, i1 %or_ln55_146" [viterbi.c:55]   --->   Operation 2238 'and' 'and_ln55_114' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2239 [1/2] (2.01ns)   --->   "%tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln55_110" [viterbi.c:55]   --->   Operation 2239 'dcmp' 'tmp_364' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2240 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_115 = and i1 %and_ln55_114, i1 %tmp_364" [viterbi.c:55]   --->   Operation 2240 'and' 'and_ln55_115' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2241 [1/1] (0.41ns)   --->   "%select_ln55_113 = select i1 %and_ln55_115, i64 %p_3_56, i64 %select_ln55_110" [viterbi.c:55]   --->   Operation 2241 'select' 'select_ln55_113' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.01>
ST_126 : Operation 2242 [2/2] (2.01ns)   --->   "%tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln55_113" [viterbi.c:55]   --->   Operation 2242 'dcmp' 'tmp_367' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.54>
ST_127 : Operation 2243 [1/1] (0.00ns)   --->   "%bitcast_ln55_116 = bitcast i64 %p_3_57" [viterbi.c:55]   --->   Operation 2243 'bitcast' 'bitcast_ln55_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_127 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_116, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2244 'partselect' 'tmp_365' <Predicate = (!tmp)> <Delay = 0.00>
ST_127 : Operation 2245 [1/1] (0.00ns)   --->   "%trunc_ln55_116 = trunc i64 %bitcast_ln55_116" [viterbi.c:55]   --->   Operation 2245 'trunc' 'trunc_ln55_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_127 : Operation 2246 [1/1] (0.00ns)   --->   "%bitcast_ln55_117 = bitcast i64 %select_ln55_113" [viterbi.c:55]   --->   Operation 2246 'bitcast' 'bitcast_ln55_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_127 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_117, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2247 'partselect' 'tmp_366' <Predicate = (!tmp)> <Delay = 0.00>
ST_127 : Operation 2248 [1/1] (0.00ns)   --->   "%trunc_ln55_117 = trunc i64 %bitcast_ln55_117" [viterbi.c:55]   --->   Operation 2248 'trunc' 'trunc_ln55_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_127 : Operation 2249 [1/1] (0.61ns)   --->   "%icmp_ln55_232 = icmp_ne  i11 %tmp_365, i11 2047" [viterbi.c:55]   --->   Operation 2249 'icmp' 'icmp_ln55_232' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2250 [1/1] (0.98ns)   --->   "%icmp_ln55_233 = icmp_eq  i52 %trunc_ln55_116, i52 0" [viterbi.c:55]   --->   Operation 2250 'icmp' 'icmp_ln55_233' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_117)   --->   "%or_ln55_147 = or i1 %icmp_ln55_233, i1 %icmp_ln55_232" [viterbi.c:55]   --->   Operation 2251 'or' 'or_ln55_147' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2252 [1/1] (0.61ns)   --->   "%icmp_ln55_234 = icmp_ne  i11 %tmp_366, i11 2047" [viterbi.c:55]   --->   Operation 2252 'icmp' 'icmp_ln55_234' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2253 [1/1] (0.98ns)   --->   "%icmp_ln55_235 = icmp_eq  i52 %trunc_ln55_117, i52 0" [viterbi.c:55]   --->   Operation 2253 'icmp' 'icmp_ln55_235' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_117)   --->   "%or_ln55_148 = or i1 %icmp_ln55_235, i1 %icmp_ln55_234" [viterbi.c:55]   --->   Operation 2254 'or' 'or_ln55_148' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_117)   --->   "%and_ln55_116 = and i1 %or_ln55_147, i1 %or_ln55_148" [viterbi.c:55]   --->   Operation 2255 'and' 'and_ln55_116' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2256 [1/2] (2.01ns)   --->   "%tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln55_113" [viterbi.c:55]   --->   Operation 2256 'dcmp' 'tmp_367' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2257 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_117 = and i1 %and_ln55_116, i1 %tmp_367" [viterbi.c:55]   --->   Operation 2257 'and' 'and_ln55_117' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2258 [1/1] (0.41ns)   --->   "%select_ln55_114 = select i1 %and_ln55_117, i64 %p_3_57, i64 %select_ln55_113" [viterbi.c:55]   --->   Operation 2258 'select' 'select_ln55_114' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.01>
ST_128 : Operation 2259 [2/2] (2.01ns)   --->   "%tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln55_114" [viterbi.c:55]   --->   Operation 2259 'dcmp' 'tmp_370' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.54>
ST_129 : Operation 2260 [1/1] (0.00ns)   --->   "%bitcast_ln55_118 = bitcast i64 %p_3_58" [viterbi.c:55]   --->   Operation 2260 'bitcast' 'bitcast_ln55_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_129 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_118, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2261 'partselect' 'tmp_368' <Predicate = (!tmp)> <Delay = 0.00>
ST_129 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln55_118 = trunc i64 %bitcast_ln55_118" [viterbi.c:55]   --->   Operation 2262 'trunc' 'trunc_ln55_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_129 : Operation 2263 [1/1] (0.00ns)   --->   "%bitcast_ln55_119 = bitcast i64 %select_ln55_114" [viterbi.c:55]   --->   Operation 2263 'bitcast' 'bitcast_ln55_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_129 : Operation 2264 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_119, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2264 'partselect' 'tmp_369' <Predicate = (!tmp)> <Delay = 0.00>
ST_129 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln55_119 = trunc i64 %bitcast_ln55_119" [viterbi.c:55]   --->   Operation 2265 'trunc' 'trunc_ln55_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_129 : Operation 2266 [1/1] (0.61ns)   --->   "%icmp_ln55_236 = icmp_ne  i11 %tmp_368, i11 2047" [viterbi.c:55]   --->   Operation 2266 'icmp' 'icmp_ln55_236' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2267 [1/1] (0.98ns)   --->   "%icmp_ln55_237 = icmp_eq  i52 %trunc_ln55_118, i52 0" [viterbi.c:55]   --->   Operation 2267 'icmp' 'icmp_ln55_237' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_119)   --->   "%or_ln55_149 = or i1 %icmp_ln55_237, i1 %icmp_ln55_236" [viterbi.c:55]   --->   Operation 2268 'or' 'or_ln55_149' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2269 [1/1] (0.61ns)   --->   "%icmp_ln55_238 = icmp_ne  i11 %tmp_369, i11 2047" [viterbi.c:55]   --->   Operation 2269 'icmp' 'icmp_ln55_238' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2270 [1/1] (0.98ns)   --->   "%icmp_ln55_239 = icmp_eq  i52 %trunc_ln55_119, i52 0" [viterbi.c:55]   --->   Operation 2270 'icmp' 'icmp_ln55_239' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_119)   --->   "%or_ln55_150 = or i1 %icmp_ln55_239, i1 %icmp_ln55_238" [viterbi.c:55]   --->   Operation 2271 'or' 'or_ln55_150' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_119)   --->   "%and_ln55_118 = and i1 %or_ln55_149, i1 %or_ln55_150" [viterbi.c:55]   --->   Operation 2272 'and' 'and_ln55_118' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2273 [1/2] (2.01ns)   --->   "%tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln55_114" [viterbi.c:55]   --->   Operation 2273 'dcmp' 'tmp_370' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2274 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_119 = and i1 %and_ln55_118, i1 %tmp_370" [viterbi.c:55]   --->   Operation 2274 'and' 'and_ln55_119' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2275 [1/1] (0.41ns)   --->   "%select_ln55_117 = select i1 %and_ln55_119, i64 %p_3_58, i64 %select_ln55_114" [viterbi.c:55]   --->   Operation 2275 'select' 'select_ln55_117' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.01>
ST_130 : Operation 2276 [2/2] (2.01ns)   --->   "%tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln55_117" [viterbi.c:55]   --->   Operation 2276 'dcmp' 'tmp_373' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.54>
ST_131 : Operation 2277 [1/1] (0.00ns)   --->   "%bitcast_ln55_120 = bitcast i64 %p_3_59" [viterbi.c:55]   --->   Operation 2277 'bitcast' 'bitcast_ln55_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_131 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_120, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2278 'partselect' 'tmp_371' <Predicate = (!tmp)> <Delay = 0.00>
ST_131 : Operation 2279 [1/1] (0.00ns)   --->   "%trunc_ln55_120 = trunc i64 %bitcast_ln55_120" [viterbi.c:55]   --->   Operation 2279 'trunc' 'trunc_ln55_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_131 : Operation 2280 [1/1] (0.00ns)   --->   "%bitcast_ln55_121 = bitcast i64 %select_ln55_117" [viterbi.c:55]   --->   Operation 2280 'bitcast' 'bitcast_ln55_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_131 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_121, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2281 'partselect' 'tmp_372' <Predicate = (!tmp)> <Delay = 0.00>
ST_131 : Operation 2282 [1/1] (0.00ns)   --->   "%trunc_ln55_121 = trunc i64 %bitcast_ln55_121" [viterbi.c:55]   --->   Operation 2282 'trunc' 'trunc_ln55_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_131 : Operation 2283 [1/1] (0.61ns)   --->   "%icmp_ln55_240 = icmp_ne  i11 %tmp_371, i11 2047" [viterbi.c:55]   --->   Operation 2283 'icmp' 'icmp_ln55_240' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2284 [1/1] (0.98ns)   --->   "%icmp_ln55_241 = icmp_eq  i52 %trunc_ln55_120, i52 0" [viterbi.c:55]   --->   Operation 2284 'icmp' 'icmp_ln55_241' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_121)   --->   "%or_ln55_151 = or i1 %icmp_ln55_241, i1 %icmp_ln55_240" [viterbi.c:55]   --->   Operation 2285 'or' 'or_ln55_151' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2286 [1/1] (0.61ns)   --->   "%icmp_ln55_242 = icmp_ne  i11 %tmp_372, i11 2047" [viterbi.c:55]   --->   Operation 2286 'icmp' 'icmp_ln55_242' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2287 [1/1] (0.98ns)   --->   "%icmp_ln55_243 = icmp_eq  i52 %trunc_ln55_121, i52 0" [viterbi.c:55]   --->   Operation 2287 'icmp' 'icmp_ln55_243' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_121)   --->   "%or_ln55_152 = or i1 %icmp_ln55_243, i1 %icmp_ln55_242" [viterbi.c:55]   --->   Operation 2288 'or' 'or_ln55_152' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_121)   --->   "%and_ln55_120 = and i1 %or_ln55_151, i1 %or_ln55_152" [viterbi.c:55]   --->   Operation 2289 'and' 'and_ln55_120' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2290 [1/2] (2.01ns)   --->   "%tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln55_117" [viterbi.c:55]   --->   Operation 2290 'dcmp' 'tmp_373' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2291 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_121 = and i1 %and_ln55_120, i1 %tmp_373" [viterbi.c:55]   --->   Operation 2291 'and' 'and_ln55_121' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2292 [1/1] (0.41ns)   --->   "%select_ln55_118 = select i1 %and_ln55_121, i64 %p_3_59, i64 %select_ln55_117" [viterbi.c:55]   --->   Operation 2292 'select' 'select_ln55_118' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.01>
ST_132 : Operation 2293 [2/2] (2.01ns)   --->   "%tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln55_118" [viterbi.c:55]   --->   Operation 2293 'dcmp' 'tmp_376' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.54>
ST_133 : Operation 2294 [1/1] (0.00ns)   --->   "%bitcast_ln55_122 = bitcast i64 %p_3_60" [viterbi.c:55]   --->   Operation 2294 'bitcast' 'bitcast_ln55_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_133 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_122, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2295 'partselect' 'tmp_374' <Predicate = (!tmp)> <Delay = 0.00>
ST_133 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln55_122 = trunc i64 %bitcast_ln55_122" [viterbi.c:55]   --->   Operation 2296 'trunc' 'trunc_ln55_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_133 : Operation 2297 [1/1] (0.00ns)   --->   "%bitcast_ln55_123 = bitcast i64 %select_ln55_118" [viterbi.c:55]   --->   Operation 2297 'bitcast' 'bitcast_ln55_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_133 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_123, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2298 'partselect' 'tmp_375' <Predicate = (!tmp)> <Delay = 0.00>
ST_133 : Operation 2299 [1/1] (0.00ns)   --->   "%trunc_ln55_123 = trunc i64 %bitcast_ln55_123" [viterbi.c:55]   --->   Operation 2299 'trunc' 'trunc_ln55_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_133 : Operation 2300 [1/1] (0.61ns)   --->   "%icmp_ln55_244 = icmp_ne  i11 %tmp_374, i11 2047" [viterbi.c:55]   --->   Operation 2300 'icmp' 'icmp_ln55_244' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2301 [1/1] (0.98ns)   --->   "%icmp_ln55_245 = icmp_eq  i52 %trunc_ln55_122, i52 0" [viterbi.c:55]   --->   Operation 2301 'icmp' 'icmp_ln55_245' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_123)   --->   "%or_ln55_153 = or i1 %icmp_ln55_245, i1 %icmp_ln55_244" [viterbi.c:55]   --->   Operation 2302 'or' 'or_ln55_153' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2303 [1/1] (0.61ns)   --->   "%icmp_ln55_246 = icmp_ne  i11 %tmp_375, i11 2047" [viterbi.c:55]   --->   Operation 2303 'icmp' 'icmp_ln55_246' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2304 [1/1] (0.98ns)   --->   "%icmp_ln55_247 = icmp_eq  i52 %trunc_ln55_123, i52 0" [viterbi.c:55]   --->   Operation 2304 'icmp' 'icmp_ln55_247' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_123)   --->   "%or_ln55_154 = or i1 %icmp_ln55_247, i1 %icmp_ln55_246" [viterbi.c:55]   --->   Operation 2305 'or' 'or_ln55_154' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_123)   --->   "%and_ln55_122 = and i1 %or_ln55_153, i1 %or_ln55_154" [viterbi.c:55]   --->   Operation 2306 'and' 'and_ln55_122' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2307 [1/2] (2.01ns)   --->   "%tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln55_118" [viterbi.c:55]   --->   Operation 2307 'dcmp' 'tmp_376' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2308 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_123 = and i1 %and_ln55_122, i1 %tmp_376" [viterbi.c:55]   --->   Operation 2308 'and' 'and_ln55_123' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2309 [1/1] (0.41ns)   --->   "%select_ln55_121 = select i1 %and_ln55_123, i64 %p_3_60, i64 %select_ln55_118" [viterbi.c:55]   --->   Operation 2309 'select' 'select_ln55_121' <Predicate = (!tmp)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.01>
ST_134 : Operation 2310 [1/1] (0.00ns)   --->   "%t_1_cast10 = zext i9 %t_1" [viterbi.c:50]   --->   Operation 2310 'zext' 't_1_cast10' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_84)   --->   "%select_ln55_83 = select i1 %and_ln55_85, i6 43, i6 42" [viterbi.c:55]   --->   Operation 2311 'select' 'select_ln55_83' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_84)   --->   "%or_ln55_20 = or i1 %and_ln55_85, i1 %and_ln55_83" [viterbi.c:55]   --->   Operation 2312 'or' 'or_ln55_20' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2313 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_84 = select i1 %or_ln55_20, i6 %select_ln55_83, i6 %select_ln55_80" [viterbi.c:55]   --->   Operation 2313 'select' 'select_ln55_84' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_88)   --->   "%select_ln55_87 = select i1 %and_ln55_89, i6 45, i6 44" [viterbi.c:55]   --->   Operation 2314 'select' 'select_ln55_87' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_88)   --->   "%or_ln55_21 = or i1 %and_ln55_89, i1 %and_ln55_87" [viterbi.c:55]   --->   Operation 2315 'or' 'or_ln55_21' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2316 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_88 = select i1 %or_ln55_21, i6 %select_ln55_87, i6 %select_ln55_84" [viterbi.c:55]   --->   Operation 2316 'select' 'select_ln55_88' <Predicate = (!tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_134 : Operation 2317 [1/1] (0.00ns)   --->   "%bitcast_ln55_124 = bitcast i64 %p_3_61" [viterbi.c:55]   --->   Operation 2317 'bitcast' 'bitcast_ln55_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_124, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2318 'partselect' 'tmp_377' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2319 [1/1] (0.00ns)   --->   "%trunc_ln55_124 = trunc i64 %bitcast_ln55_124" [viterbi.c:55]   --->   Operation 2319 'trunc' 'trunc_ln55_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2320 [1/1] (0.00ns)   --->   "%bitcast_ln55_125 = bitcast i64 %select_ln55_121" [viterbi.c:55]   --->   Operation 2320 'bitcast' 'bitcast_ln55_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_125, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2321 'partselect' 'tmp_378' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2322 [1/1] (0.00ns)   --->   "%trunc_ln55_125 = trunc i64 %bitcast_ln55_125" [viterbi.c:55]   --->   Operation 2322 'trunc' 'trunc_ln55_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_134 : Operation 2323 [1/1] (0.61ns)   --->   "%icmp_ln55_248 = icmp_ne  i11 %tmp_377, i11 2047" [viterbi.c:55]   --->   Operation 2323 'icmp' 'icmp_ln55_248' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2324 [1/1] (0.98ns)   --->   "%icmp_ln55_249 = icmp_eq  i52 %trunc_ln55_124, i52 0" [viterbi.c:55]   --->   Operation 2324 'icmp' 'icmp_ln55_249' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2325 [1/1] (0.61ns)   --->   "%icmp_ln55_250 = icmp_ne  i11 %tmp_378, i11 2047" [viterbi.c:55]   --->   Operation 2325 'icmp' 'icmp_ln55_250' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2326 [1/1] (0.98ns)   --->   "%icmp_ln55_251 = icmp_eq  i52 %trunc_ln55_125, i52 0" [viterbi.c:55]   --->   Operation 2326 'icmp' 'icmp_ln55_251' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2327 [2/2] (2.01ns)   --->   "%tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln55_121" [viterbi.c:55]   --->   Operation 2327 'dcmp' 'tmp_379' <Predicate = (!tmp)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2328 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %t_1_cast10, i64 %reuse_addr_reg" [viterbi.c:50]   --->   Operation 2328 'store' 'store_ln50' <Predicate = (!tmp)> <Delay = 0.38>
ST_134 : Operation 2329 [1/1] (0.71ns)   --->   "%add_ln50 = add i9 %t_1, i9 511" [viterbi.c:50]   --->   Operation 2329 'add' 'add_ln50' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2330 [1/1] (0.38ns)   --->   "%store_ln50 = store i9 %add_ln50, i9 %t" [viterbi.c:50]   --->   Operation 2330 'store' 'store_ln50' <Predicate = (!tmp)> <Delay = 0.38>

State 135 <SV = 134> <Delay = 3.37>
ST_135 : Operation 2331 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [viterbi.c:9]   --->   Operation 2331 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_92)   --->   "%select_ln55_91 = select i1 %and_ln55_93, i6 47, i6 46" [viterbi.c:55]   --->   Operation 2332 'select' 'select_ln55_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_92)   --->   "%or_ln55_22 = or i1 %and_ln55_93, i1 %and_ln55_91" [viterbi.c:55]   --->   Operation 2333 'or' 'or_ln55_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2334 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_92 = select i1 %or_ln55_22, i6 %select_ln55_91, i6 %select_ln55_88" [viterbi.c:55]   --->   Operation 2334 'select' 'select_ln55_92' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_96)   --->   "%select_ln55_95 = select i1 %and_ln55_97, i6 49, i6 48" [viterbi.c:55]   --->   Operation 2335 'select' 'select_ln55_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_96)   --->   "%or_ln55_23 = or i1 %and_ln55_97, i1 %and_ln55_95" [viterbi.c:55]   --->   Operation 2336 'or' 'or_ln55_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2337 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_96 = select i1 %or_ln55_23, i6 %select_ln55_95, i6 %select_ln55_92" [viterbi.c:55]   --->   Operation 2337 'select' 'select_ln55_96' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_100)   --->   "%select_ln55_99 = select i1 %and_ln55_101, i6 51, i6 50" [viterbi.c:55]   --->   Operation 2338 'select' 'select_ln55_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_100)   --->   "%or_ln55_24 = or i1 %and_ln55_101, i1 %and_ln55_99" [viterbi.c:55]   --->   Operation 2339 'or' 'or_ln55_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2340 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_100 = select i1 %or_ln55_24, i6 %select_ln55_99, i6 %select_ln55_96" [viterbi.c:55]   --->   Operation 2340 'select' 'select_ln55_100' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_104)   --->   "%select_ln55_103 = select i1 %and_ln55_105, i6 53, i6 52" [viterbi.c:55]   --->   Operation 2341 'select' 'select_ln55_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_104)   --->   "%or_ln55_25 = or i1 %and_ln55_105, i1 %and_ln55_103" [viterbi.c:55]   --->   Operation 2342 'or' 'or_ln55_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2343 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_104 = select i1 %or_ln55_25, i6 %select_ln55_103, i6 %select_ln55_100" [viterbi.c:55]   --->   Operation 2343 'select' 'select_ln55_104' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_108)   --->   "%select_ln55_107 = select i1 %and_ln55_109, i6 55, i6 54" [viterbi.c:55]   --->   Operation 2344 'select' 'select_ln55_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_108)   --->   "%or_ln55_26 = or i1 %and_ln55_109, i1 %and_ln55_107" [viterbi.c:55]   --->   Operation 2345 'or' 'or_ln55_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2346 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_108 = select i1 %or_ln55_26, i6 %select_ln55_107, i6 %select_ln55_104" [viterbi.c:55]   --->   Operation 2346 'select' 'select_ln55_108' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_112)   --->   "%select_ln55_111 = select i1 %and_ln55_113, i6 57, i6 56" [viterbi.c:55]   --->   Operation 2347 'select' 'select_ln55_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_112)   --->   "%or_ln55_27 = or i1 %and_ln55_113, i1 %and_ln55_111" [viterbi.c:55]   --->   Operation 2348 'or' 'or_ln55_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2349 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_112 = select i1 %or_ln55_27, i6 %select_ln55_111, i6 %select_ln55_108" [viterbi.c:55]   --->   Operation 2349 'select' 'select_ln55_112' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_116)   --->   "%select_ln55_115 = select i1 %and_ln55_117, i6 59, i6 58" [viterbi.c:55]   --->   Operation 2350 'select' 'select_ln55_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_116)   --->   "%or_ln55_28 = or i1 %and_ln55_117, i1 %and_ln55_115" [viterbi.c:55]   --->   Operation 2351 'or' 'or_ln55_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2352 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln55_116 = select i1 %or_ln55_28, i6 %select_ln55_115, i6 %select_ln55_112" [viterbi.c:55]   --->   Operation 2352 'select' 'select_ln55_116' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_120)   --->   "%select_ln55_119 = select i1 %and_ln55_121, i6 61, i6 60" [viterbi.c:55]   --->   Operation 2353 'select' 'select_ln55_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_120)   --->   "%or_ln55_29 = or i1 %and_ln55_121, i1 %and_ln55_119" [viterbi.c:55]   --->   Operation 2354 'or' 'or_ln55_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2355 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_120 = select i1 %or_ln55_29, i6 %select_ln55_119, i6 %select_ln55_116" [viterbi.c:55]   --->   Operation 2355 'select' 'select_ln55_120' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_125)   --->   "%or_ln55_155 = or i1 %icmp_ln55_249, i1 %icmp_ln55_248" [viterbi.c:55]   --->   Operation 2356 'or' 'or_ln55_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_125)   --->   "%or_ln55_156 = or i1 %icmp_ln55_251, i1 %icmp_ln55_250" [viterbi.c:55]   --->   Operation 2357 'or' 'or_ln55_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_125)   --->   "%and_ln55_124 = and i1 %or_ln55_155, i1 %or_ln55_156" [viterbi.c:55]   --->   Operation 2358 'and' 'and_ln55_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2359 [1/2] (2.01ns)   --->   "%tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln55_121" [viterbi.c:55]   --->   Operation 2359 'dcmp' 'tmp_379' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2360 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_125 = and i1 %and_ln55_124, i1 %tmp_379" [viterbi.c:55]   --->   Operation 2360 'and' 'and_ln55_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_123)   --->   "%select_ln55_122 = select i1 %and_ln55_125, i6 63, i6 62" [viterbi.c:55]   --->   Operation 2361 'select' 'select_ln55_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_123)   --->   "%or_ln55_30 = or i1 %and_ln55_125, i1 %and_ln55_123" [viterbi.c:55]   --->   Operation 2362 'or' 'or_ln55_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2363 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln55_123 = select i1 %or_ln55_30, i6 %select_ln55_122, i6 %select_ln55_120" [viterbi.c:55]   --->   Operation 2363 'select' 'select_ln55_123' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %select_ln55_123" [viterbi.c:60]   --->   Operation 2364 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2365 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i8 %path, i64 0, i64 %t_1_cast10" [viterbi.c:60]   --->   Operation 2365 'getelementptr' 'path_addr_1' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2366 [1/1] (0.62ns)   --->   "%store_ln60 = store i8 %zext_ln60, i8 %path_addr_1" [viterbi.c:60]   --->   Operation 2366 'store' 'store_ln60' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>
ST_135 : Operation 2367 [1/1] (0.38ns)   --->   "%store_ln60 = store i8 %zext_ln60, i8 %reuse_reg" [viterbi.c:60]   --->   Operation 2367 'store' 'store_ln60' <Predicate = true> <Delay = 0.38>
ST_135 : Operation 2368 [1/1] (0.00ns)   --->   "%br_ln50 = br void %L_state" [viterbi.c:50]   --->   Operation 2368 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('t') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 138 on local variable 't' [9]  (0.387 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'load' operation ('t', viterbi.c:50) on local variable 't' [14]  (0 ns)
	'getelementptr' operation ('llike_addr_4', viterbi.c:52) [24]  (0 ns)
	'load' operation ('llike_load_1', viterbi.c:52) on array 'llike' [215]  (2.98 ns)

 <State 3>: 3.28ns
The critical path consists of the following:
	'load' operation ('path_load', viterbi.c:52) on array 'path' [221]  (0.626 ns)
	'select' operation ('reuse_select', viterbi.c:52) [223]  (0.303 ns)
	'add' operation ('add_ln54', viterbi.c:54) [234]  (0.705 ns)
	'getelementptr' operation ('transition_addr', viterbi.c:54) [236]  (0 ns)
	'load' operation ('transition_load', viterbi.c:54) on array 'transition' [237]  (1.65 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_64', viterbi.c:54) on array 'llike' [257]  (2.98 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_66', viterbi.c:54) on array 'llike' [307]  (2.98 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_68', viterbi.c:54) on array 'llike' [356]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_70', viterbi.c:54) on array 'llike' [406]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_72', viterbi.c:54) on array 'llike' [455]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_74', viterbi.c:54) on array 'llike' [504]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_76', viterbi.c:54) on array 'llike' [553]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_78', viterbi.c:54) on array 'llike' [603]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_80', viterbi.c:54) on array 'llike' [652]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_82', viterbi.c:54) on array 'llike' [701]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_84', viterbi.c:54) on array 'llike' [750]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_86', viterbi.c:54) on array 'llike' [799]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_88', viterbi.c:54) on array 'llike' [848]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_90', viterbi.c:54) on array 'llike' [897]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_92', viterbi.c:54) on array 'llike' [946]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_94', viterbi.c:54) on array 'llike' [996]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_96', viterbi.c:54) on array 'llike' [1045]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_98', viterbi.c:54) on array 'llike' [1094]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_100', viterbi.c:54) on array 'llike' [1143]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_102', viterbi.c:54) on array 'llike' [1192]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_104', viterbi.c:54) on array 'llike' [1241]  (2.98 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_106', viterbi.c:54) on array 'llike' [1290]  (2.98 ns)

 <State 26>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_108', viterbi.c:54) on array 'llike' [1339]  (2.98 ns)

 <State 27>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_110', viterbi.c:54) on array 'llike' [1388]  (2.98 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_112', viterbi.c:54) on array 'llike' [1437]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_114', viterbi.c:54) on array 'llike' [1486]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_116', viterbi.c:54) on array 'llike' [1535]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_118', viterbi.c:54) on array 'llike' [1584]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_120', viterbi.c:54) on array 'llike' [1633]  (2.98 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_122', viterbi.c:54) on array 'llike' [1682]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'load' operation ('llike_load_124', viterbi.c:54) on array 'llike' [1732]  (2.98 ns)

 <State 35>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_3_50', viterbi.c:54) [1492]  (2.9 ns)

 <State 36>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_3_52', viterbi.c:54) [1541]  (2.9 ns)

 <State 37>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_3_54', viterbi.c:54) [1590]  (2.9 ns)

 <State 38>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_3_56', viterbi.c:54) [1639]  (2.9 ns)

 <State 39>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_3_58', viterbi.c:54) [1688]  (2.9 ns)

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('p_3_60', viterbi.c:54) [1739]  (2.9 ns)

 <State 41>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_238', viterbi.c:55) [623]  (2.01 ns)
	'and' operation ('and_ln55_31', viterbi.c:55) [624]  (0.122 ns)
	'select' operation ('select_ln55_29', viterbi.c:55) [625]  (0.411 ns)

 <State 42>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_241', viterbi.c:55) [646]  (2.01 ns)

 <State 43>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_241', viterbi.c:55) [646]  (2.01 ns)
	'and' operation ('and_ln55_33', viterbi.c:55) [647]  (0.122 ns)
	'select' operation ('select_ln55_30', viterbi.c:55) [648]  (0.411 ns)

 <State 44>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_244', viterbi.c:55) [672]  (2.01 ns)

 <State 45>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_244', viterbi.c:55) [672]  (2.01 ns)
	'and' operation ('and_ln55_35', viterbi.c:55) [673]  (0.122 ns)
	'select' operation ('select_ln55_33', viterbi.c:55) [674]  (0.411 ns)

 <State 46>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_247', viterbi.c:55) [695]  (2.01 ns)

 <State 47>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_247', viterbi.c:55) [695]  (2.01 ns)
	'and' operation ('and_ln55_37', viterbi.c:55) [696]  (0.122 ns)
	'select' operation ('select_ln55_34', viterbi.c:55) [697]  (0.411 ns)

 <State 48>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_250', viterbi.c:55) [721]  (2.01 ns)

 <State 49>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_250', viterbi.c:55) [721]  (2.01 ns)
	'and' operation ('and_ln55_39', viterbi.c:55) [722]  (0.122 ns)
	'select' operation ('select_ln55_37', viterbi.c:55) [723]  (0.411 ns)

 <State 50>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_253', viterbi.c:55) [744]  (2.01 ns)

 <State 51>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_253', viterbi.c:55) [744]  (2.01 ns)
	'and' operation ('and_ln55_41', viterbi.c:55) [745]  (0.122 ns)
	'select' operation ('select_ln55_38', viterbi.c:55) [746]  (0.411 ns)

 <State 52>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_256', viterbi.c:55) [770]  (2.01 ns)

 <State 53>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_256', viterbi.c:55) [770]  (2.01 ns)
	'and' operation ('and_ln55_43', viterbi.c:55) [771]  (0.122 ns)
	'select' operation ('select_ln55_41', viterbi.c:55) [772]  (0.411 ns)

 <State 54>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_259', viterbi.c:55) [793]  (2.01 ns)

 <State 55>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_259', viterbi.c:55) [793]  (2.01 ns)
	'and' operation ('and_ln55_45', viterbi.c:55) [794]  (0.122 ns)
	'select' operation ('select_ln55_42', viterbi.c:55) [795]  (0.411 ns)

 <State 56>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_262', viterbi.c:55) [819]  (2.01 ns)

 <State 57>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_262', viterbi.c:55) [819]  (2.01 ns)
	'and' operation ('and_ln55_47', viterbi.c:55) [820]  (0.122 ns)
	'select' operation ('select_ln55_45', viterbi.c:55) [821]  (0.411 ns)

 <State 58>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_265', viterbi.c:55) [842]  (2.01 ns)

 <State 59>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_265', viterbi.c:55) [842]  (2.01 ns)
	'and' operation ('and_ln55_49', viterbi.c:55) [843]  (0.122 ns)
	'select' operation ('select_ln55_46', viterbi.c:55) [844]  (0.411 ns)

 <State 60>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_268', viterbi.c:55) [868]  (2.01 ns)

 <State 61>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_268', viterbi.c:55) [868]  (2.01 ns)
	'and' operation ('and_ln55_51', viterbi.c:55) [869]  (0.122 ns)
	'select' operation ('select_ln55_49', viterbi.c:55) [870]  (0.411 ns)

 <State 62>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_271', viterbi.c:55) [891]  (2.01 ns)

 <State 63>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_271', viterbi.c:55) [891]  (2.01 ns)
	'and' operation ('and_ln55_53', viterbi.c:55) [892]  (0.122 ns)
	'select' operation ('select_ln55_50', viterbi.c:55) [893]  (0.411 ns)

 <State 64>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_274', viterbi.c:55) [917]  (2.01 ns)

 <State 65>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_274', viterbi.c:55) [917]  (2.01 ns)
	'and' operation ('and_ln55_55', viterbi.c:55) [918]  (0.122 ns)
	'select' operation ('select_ln55_53', viterbi.c:55) [919]  (0.411 ns)

 <State 66>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_277', viterbi.c:55) [940]  (2.01 ns)

 <State 67>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_277', viterbi.c:55) [940]  (2.01 ns)
	'and' operation ('and_ln55_57', viterbi.c:55) [941]  (0.122 ns)
	'select' operation ('select_ln55_54', viterbi.c:55) [942]  (0.411 ns)

 <State 68>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_280', viterbi.c:55) [966]  (2.01 ns)

 <State 69>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_280', viterbi.c:55) [966]  (2.01 ns)
	'and' operation ('and_ln55_59', viterbi.c:55) [967]  (0.122 ns)
	'select' operation ('select_ln55_57', viterbi.c:55) [968]  (0.411 ns)

 <State 70>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_283', viterbi.c:55) [989]  (2.01 ns)

 <State 71>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_283', viterbi.c:55) [989]  (2.01 ns)
	'and' operation ('and_ln55_61', viterbi.c:55) [990]  (0.122 ns)
	'select' operation ('select_ln55_58', viterbi.c:55) [991]  (0.411 ns)

 <State 72>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_286', viterbi.c:55) [1016]  (2.01 ns)

 <State 73>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_286', viterbi.c:55) [1016]  (2.01 ns)
	'and' operation ('and_ln55_63', viterbi.c:55) [1017]  (0.122 ns)
	'select' operation ('select_ln55_61', viterbi.c:55) [1018]  (0.411 ns)

 <State 74>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_289', viterbi.c:55) [1039]  (2.01 ns)

 <State 75>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_289', viterbi.c:55) [1039]  (2.01 ns)
	'and' operation ('and_ln55_65', viterbi.c:55) [1040]  (0.122 ns)
	'select' operation ('select_ln55_62', viterbi.c:55) [1041]  (0.411 ns)

 <State 76>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_292', viterbi.c:55) [1065]  (2.01 ns)

 <State 77>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_292', viterbi.c:55) [1065]  (2.01 ns)
	'and' operation ('and_ln55_67', viterbi.c:55) [1066]  (0.122 ns)
	'select' operation ('select_ln55_65', viterbi.c:55) [1067]  (0.411 ns)

 <State 78>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_295', viterbi.c:55) [1088]  (2.01 ns)

 <State 79>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_295', viterbi.c:55) [1088]  (2.01 ns)
	'and' operation ('and_ln55_69', viterbi.c:55) [1089]  (0.122 ns)
	'select' operation ('select_ln55_66', viterbi.c:55) [1090]  (0.411 ns)

 <State 80>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_298', viterbi.c:55) [1114]  (2.01 ns)

 <State 81>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_298', viterbi.c:55) [1114]  (2.01 ns)
	'and' operation ('and_ln55_71', viterbi.c:55) [1115]  (0.122 ns)
	'select' operation ('select_ln55_69', viterbi.c:55) [1116]  (0.411 ns)

 <State 82>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_301', viterbi.c:55) [1137]  (2.01 ns)

 <State 83>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_301', viterbi.c:55) [1137]  (2.01 ns)
	'and' operation ('and_ln55_73', viterbi.c:55) [1138]  (0.122 ns)
	'select' operation ('select_ln55_70', viterbi.c:55) [1139]  (0.411 ns)

 <State 84>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_304', viterbi.c:55) [1163]  (2.01 ns)

 <State 85>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_304', viterbi.c:55) [1163]  (2.01 ns)
	'and' operation ('and_ln55_75', viterbi.c:55) [1164]  (0.122 ns)
	'select' operation ('select_ln55_73', viterbi.c:55) [1165]  (0.411 ns)

 <State 86>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_307', viterbi.c:55) [1186]  (2.01 ns)

 <State 87>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_307', viterbi.c:55) [1186]  (2.01 ns)
	'and' operation ('and_ln55_77', viterbi.c:55) [1187]  (0.122 ns)
	'select' operation ('select_ln55_74', viterbi.c:55) [1188]  (0.411 ns)

 <State 88>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_310', viterbi.c:55) [1212]  (2.01 ns)

 <State 89>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_310', viterbi.c:55) [1212]  (2.01 ns)
	'and' operation ('and_ln55_79', viterbi.c:55) [1213]  (0.122 ns)
	'select' operation ('select_ln55_77', viterbi.c:55) [1214]  (0.411 ns)

 <State 90>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_313', viterbi.c:55) [1235]  (2.01 ns)

 <State 91>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_313', viterbi.c:55) [1235]  (2.01 ns)
	'and' operation ('and_ln55_81', viterbi.c:55) [1236]  (0.122 ns)
	'select' operation ('select_ln55_78', viterbi.c:55) [1237]  (0.411 ns)

 <State 92>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_316', viterbi.c:55) [1261]  (2.01 ns)

 <State 93>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_316', viterbi.c:55) [1261]  (2.01 ns)
	'and' operation ('and_ln55_83', viterbi.c:55) [1262]  (0.122 ns)
	'select' operation ('select_ln55_81', viterbi.c:55) [1263]  (0.411 ns)

 <State 94>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_319', viterbi.c:55) [1284]  (2.01 ns)

 <State 95>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_319', viterbi.c:55) [1284]  (2.01 ns)
	'and' operation ('and_ln55_85', viterbi.c:55) [1285]  (0.122 ns)
	'select' operation ('select_ln55_82', viterbi.c:55) [1286]  (0.411 ns)

 <State 96>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_322', viterbi.c:55) [1310]  (2.01 ns)

 <State 97>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_322', viterbi.c:55) [1310]  (2.01 ns)
	'and' operation ('and_ln55_87', viterbi.c:55) [1311]  (0.122 ns)
	'select' operation ('select_ln55_85', viterbi.c:55) [1312]  (0.411 ns)

 <State 98>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_325', viterbi.c:55) [1333]  (2.01 ns)

 <State 99>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_325', viterbi.c:55) [1333]  (2.01 ns)
	'and' operation ('and_ln55_89', viterbi.c:55) [1334]  (0.122 ns)
	'select' operation ('select_ln55_86', viterbi.c:55) [1335]  (0.411 ns)

 <State 100>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_328', viterbi.c:55) [1359]  (2.01 ns)

 <State 101>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_328', viterbi.c:55) [1359]  (2.01 ns)
	'and' operation ('and_ln55_91', viterbi.c:55) [1360]  (0.122 ns)
	'select' operation ('select_ln55_89', viterbi.c:55) [1361]  (0.411 ns)

 <State 102>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_331', viterbi.c:55) [1382]  (2.01 ns)

 <State 103>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_331', viterbi.c:55) [1382]  (2.01 ns)
	'and' operation ('and_ln55_93', viterbi.c:55) [1383]  (0.122 ns)
	'select' operation ('select_ln55_90', viterbi.c:55) [1384]  (0.411 ns)

 <State 104>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_334', viterbi.c:55) [1408]  (2.01 ns)

 <State 105>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_334', viterbi.c:55) [1408]  (2.01 ns)
	'and' operation ('and_ln55_95', viterbi.c:55) [1409]  (0.122 ns)
	'select' operation ('select_ln55_93', viterbi.c:55) [1410]  (0.411 ns)

 <State 106>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_337', viterbi.c:55) [1431]  (2.01 ns)

 <State 107>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_337', viterbi.c:55) [1431]  (2.01 ns)
	'and' operation ('and_ln55_97', viterbi.c:55) [1432]  (0.122 ns)
	'select' operation ('select_ln55_94', viterbi.c:55) [1433]  (0.411 ns)

 <State 108>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_340', viterbi.c:55) [1457]  (2.01 ns)

 <State 109>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_340', viterbi.c:55) [1457]  (2.01 ns)
	'and' operation ('and_ln55_99', viterbi.c:55) [1458]  (0.122 ns)
	'select' operation ('select_ln55_97', viterbi.c:55) [1459]  (0.411 ns)

 <State 110>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_343', viterbi.c:55) [1480]  (2.01 ns)

 <State 111>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_343', viterbi.c:55) [1480]  (2.01 ns)
	'and' operation ('and_ln55_101', viterbi.c:55) [1481]  (0.122 ns)
	'select' operation ('select_ln55_98', viterbi.c:55) [1482]  (0.411 ns)

 <State 112>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_346', viterbi.c:55) [1506]  (2.01 ns)

 <State 113>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_346', viterbi.c:55) [1506]  (2.01 ns)
	'and' operation ('and_ln55_103', viterbi.c:55) [1507]  (0.122 ns)
	'select' operation ('select_ln55_101', viterbi.c:55) [1508]  (0.411 ns)

 <State 114>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_349', viterbi.c:55) [1529]  (2.01 ns)

 <State 115>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_349', viterbi.c:55) [1529]  (2.01 ns)
	'and' operation ('and_ln55_105', viterbi.c:55) [1530]  (0.122 ns)
	'select' operation ('select_ln55_102', viterbi.c:55) [1531]  (0.411 ns)

 <State 116>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_352', viterbi.c:55) [1555]  (2.01 ns)

 <State 117>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_352', viterbi.c:55) [1555]  (2.01 ns)
	'and' operation ('and_ln55_107', viterbi.c:55) [1556]  (0.122 ns)
	'select' operation ('select_ln55_105', viterbi.c:55) [1557]  (0.411 ns)

 <State 118>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_355', viterbi.c:55) [1578]  (2.01 ns)

 <State 119>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_355', viterbi.c:55) [1578]  (2.01 ns)
	'and' operation ('and_ln55_109', viterbi.c:55) [1579]  (0.122 ns)
	'select' operation ('select_ln55_106', viterbi.c:55) [1580]  (0.411 ns)

 <State 120>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_358', viterbi.c:55) [1604]  (2.01 ns)

 <State 121>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_358', viterbi.c:55) [1604]  (2.01 ns)
	'and' operation ('and_ln55_111', viterbi.c:55) [1605]  (0.122 ns)
	'select' operation ('select_ln55_109', viterbi.c:55) [1606]  (0.411 ns)

 <State 122>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_361', viterbi.c:55) [1627]  (2.01 ns)

 <State 123>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_361', viterbi.c:55) [1627]  (2.01 ns)
	'and' operation ('and_ln55_113', viterbi.c:55) [1628]  (0.122 ns)
	'select' operation ('select_ln55_110', viterbi.c:55) [1629]  (0.411 ns)

 <State 124>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_364', viterbi.c:55) [1653]  (2.01 ns)

 <State 125>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_364', viterbi.c:55) [1653]  (2.01 ns)
	'and' operation ('and_ln55_115', viterbi.c:55) [1654]  (0.122 ns)
	'select' operation ('select_ln55_113', viterbi.c:55) [1655]  (0.411 ns)

 <State 126>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_367', viterbi.c:55) [1676]  (2.01 ns)

 <State 127>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_367', viterbi.c:55) [1676]  (2.01 ns)
	'and' operation ('and_ln55_117', viterbi.c:55) [1677]  (0.122 ns)
	'select' operation ('select_ln55_114', viterbi.c:55) [1678]  (0.411 ns)

 <State 128>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_370', viterbi.c:55) [1702]  (2.01 ns)

 <State 129>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_370', viterbi.c:55) [1702]  (2.01 ns)
	'and' operation ('and_ln55_119', viterbi.c:55) [1703]  (0.122 ns)
	'select' operation ('select_ln55_117', viterbi.c:55) [1704]  (0.411 ns)

 <State 130>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_373', viterbi.c:55) [1726]  (2.01 ns)

 <State 131>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_373', viterbi.c:55) [1726]  (2.01 ns)
	'and' operation ('and_ln55_121', viterbi.c:55) [1727]  (0.122 ns)
	'select' operation ('select_ln55_118', viterbi.c:55) [1728]  (0.411 ns)

 <State 132>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_376', viterbi.c:55) [1753]  (2.01 ns)

 <State 133>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_376', viterbi.c:55) [1753]  (2.01 ns)
	'and' operation ('and_ln55_123', viterbi.c:55) [1754]  (0.122 ns)
	'select' operation ('select_ln55_121', viterbi.c:55) [1755]  (0.411 ns)

 <State 134>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_379', viterbi.c:55) [1777]  (2.01 ns)

 <State 135>: 3.38ns
The critical path consists of the following:
	'select' operation ('select_ln55_91', viterbi.c:55) [1385]  (0 ns)
	'select' operation ('select_ln55_92', viterbi.c:55) [1387]  (0.293 ns)
	'select' operation ('select_ln55_96', viterbi.c:55) [1436]  (0.293 ns)
	'select' operation ('select_ln55_100', viterbi.c:55) [1485]  (0.293 ns)
	'select' operation ('select_ln55_104', viterbi.c:55) [1534]  (0.293 ns)
	'select' operation ('select_ln55_108', viterbi.c:55) [1583]  (0.293 ns)
	'select' operation ('select_ln55_112', viterbi.c:55) [1632]  (0.351 ns)
	'select' operation ('select_ln55_116', viterbi.c:55) [1681]  (0.351 ns)
	'select' operation ('select_ln55_120', viterbi.c:55) [1731]  (0.293 ns)
	'select' operation ('select_ln55_123', viterbi.c:55) [1781]  (0.293 ns)
	'store' operation ('store_ln60', viterbi.c:60) of variable 'zext_ln60', viterbi.c:60 on array 'path' [1784]  (0.626 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
