// Seed: 3408016771
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  final begin : LABEL_0
    id_1 <= 1 ? id_2 : id_2 & id_2 ? id_2 : !1'b0;
  end
  not primCall (id_1, id_3);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 ();
  wire id_1, id_2 = id_2;
  wire id_3;
endmodule
module module_3 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    output tri id_3,
    output wand id_4,
    output tri0 id_5,
    input wand id_6
);
  wire id_8;
  module_2 modCall_1 ();
  wor id_9, id_10, id_11, id_12, id_13, id_14;
  tri id_15 = id_14, id_16;
endmodule
