#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* M1QA */
M1QA__0__DM__MASK EQU 0x1C0000
M1QA__0__DM__SHIFT EQU 18
M1QA__0__DR EQU CYREG_PRT1_DR
M1QA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M1QA__0__HSIOM_MASK EQU 0x0F000000
M1QA__0__HSIOM_SHIFT EQU 24
M1QA__0__INTCFG EQU CYREG_PRT1_INTCFG
M1QA__0__INTSTAT EQU CYREG_PRT1_INTSTAT
M1QA__0__MASK EQU 0x40
M1QA__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M1QA__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M1QA__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M1QA__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M1QA__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M1QA__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M1QA__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M1QA__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M1QA__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M1QA__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M1QA__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M1QA__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M1QA__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M1QA__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M1QA__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M1QA__0__PC EQU CYREG_PRT1_PC
M1QA__0__PC2 EQU CYREG_PRT1_PC2
M1QA__0__PORT EQU 1
M1QA__0__PS EQU CYREG_PRT1_PS
M1QA__0__SHIFT EQU 6
M1QA__DR EQU CYREG_PRT1_DR
M1QA__INTCFG EQU CYREG_PRT1_INTCFG
M1QA__INTSTAT EQU CYREG_PRT1_INTSTAT
M1QA__MASK EQU 0x40
M1QA__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M1QA__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M1QA__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M1QA__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M1QA__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M1QA__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M1QA__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M1QA__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M1QA__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M1QA__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M1QA__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M1QA__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M1QA__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M1QA__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M1QA__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M1QA__PC EQU CYREG_PRT1_PC
M1QA__PC2 EQU CYREG_PRT1_PC2
M1QA__PORT EQU 1
M1QA__PS EQU CYREG_PRT1_PS
M1QA__SHIFT EQU 6

/* M1QB */
M1QB__0__DM__MASK EQU 0xE00000
M1QB__0__DM__SHIFT EQU 21
M1QB__0__DR EQU CYREG_PRT1_DR
M1QB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M1QB__0__HSIOM_MASK EQU 0xF0000000
M1QB__0__HSIOM_SHIFT EQU 28
M1QB__0__INTCFG EQU CYREG_PRT1_INTCFG
M1QB__0__INTSTAT EQU CYREG_PRT1_INTSTAT
M1QB__0__MASK EQU 0x80
M1QB__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M1QB__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M1QB__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M1QB__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M1QB__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M1QB__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M1QB__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M1QB__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M1QB__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M1QB__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M1QB__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M1QB__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M1QB__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M1QB__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M1QB__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M1QB__0__PC EQU CYREG_PRT1_PC
M1QB__0__PC2 EQU CYREG_PRT1_PC2
M1QB__0__PORT EQU 1
M1QB__0__PS EQU CYREG_PRT1_PS
M1QB__0__SHIFT EQU 7
M1QB__DR EQU CYREG_PRT1_DR
M1QB__INTCFG EQU CYREG_PRT1_INTCFG
M1QB__INTSTAT EQU CYREG_PRT1_INTSTAT
M1QB__MASK EQU 0x80
M1QB__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M1QB__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M1QB__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M1QB__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M1QB__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M1QB__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M1QB__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M1QB__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M1QB__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M1QB__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M1QB__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M1QB__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M1QB__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M1QB__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M1QB__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M1QB__PC EQU CYREG_PRT1_PC
M1QB__PC2 EQU CYREG_PRT1_PC2
M1QB__PORT EQU 1
M1QB__PS EQU CYREG_PRT1_PS
M1QB__SHIFT EQU 7

/* M2QA */
M2QA__0__DM__MASK EQU 0x7000
M2QA__0__DM__SHIFT EQU 12
M2QA__0__DR EQU CYREG_PRT1_DR
M2QA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M2QA__0__HSIOM_MASK EQU 0x000F0000
M2QA__0__HSIOM_SHIFT EQU 16
M2QA__0__INTCFG EQU CYREG_PRT1_INTCFG
M2QA__0__INTSTAT EQU CYREG_PRT1_INTSTAT
M2QA__0__MASK EQU 0x10
M2QA__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M2QA__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M2QA__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M2QA__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M2QA__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M2QA__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M2QA__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M2QA__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M2QA__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M2QA__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M2QA__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M2QA__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M2QA__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M2QA__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M2QA__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M2QA__0__PC EQU CYREG_PRT1_PC
M2QA__0__PC2 EQU CYREG_PRT1_PC2
M2QA__0__PORT EQU 1
M2QA__0__PS EQU CYREG_PRT1_PS
M2QA__0__SHIFT EQU 4
M2QA__DR EQU CYREG_PRT1_DR
M2QA__INTCFG EQU CYREG_PRT1_INTCFG
M2QA__INTSTAT EQU CYREG_PRT1_INTSTAT
M2QA__MASK EQU 0x10
M2QA__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M2QA__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M2QA__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M2QA__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M2QA__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M2QA__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M2QA__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M2QA__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M2QA__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M2QA__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M2QA__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M2QA__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M2QA__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M2QA__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M2QA__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M2QA__PC EQU CYREG_PRT1_PC
M2QA__PC2 EQU CYREG_PRT1_PC2
M2QA__PORT EQU 1
M2QA__PS EQU CYREG_PRT1_PS
M2QA__SHIFT EQU 4

/* M2QB */
M2QB__0__DM__MASK EQU 0x38000
M2QB__0__DM__SHIFT EQU 15
M2QB__0__DR EQU CYREG_PRT1_DR
M2QB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
M2QB__0__HSIOM_MASK EQU 0x00F00000
M2QB__0__HSIOM_SHIFT EQU 20
M2QB__0__INTCFG EQU CYREG_PRT1_INTCFG
M2QB__0__INTSTAT EQU CYREG_PRT1_INTSTAT
M2QB__0__MASK EQU 0x20
M2QB__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M2QB__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M2QB__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M2QB__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M2QB__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M2QB__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M2QB__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M2QB__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M2QB__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M2QB__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M2QB__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M2QB__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M2QB__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M2QB__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M2QB__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M2QB__0__PC EQU CYREG_PRT1_PC
M2QB__0__PC2 EQU CYREG_PRT1_PC2
M2QB__0__PORT EQU 1
M2QB__0__PS EQU CYREG_PRT1_PS
M2QB__0__SHIFT EQU 5
M2QB__DR EQU CYREG_PRT1_DR
M2QB__INTCFG EQU CYREG_PRT1_INTCFG
M2QB__INTSTAT EQU CYREG_PRT1_INTSTAT
M2QB__MASK EQU 0x20
M2QB__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
M2QB__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
M2QB__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
M2QB__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
M2QB__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
M2QB__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
M2QB__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
M2QB__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
M2QB__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
M2QB__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
M2QB__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
M2QB__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
M2QB__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
M2QB__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
M2QB__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
M2QB__PC EQU CYREG_PRT1_PC
M2QB__PC2 EQU CYREG_PRT1_PC2
M2QB__PORT EQU 1
M2QB__PS EQU CYREG_PRT1_PS
M2QB__SHIFT EQU 5

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* AIN1_1 */
AIN1_1__0__DM__MASK EQU 0x1C0000
AIN1_1__0__DM__SHIFT EQU 18
AIN1_1__0__DR EQU CYREG_PRT2_DR
AIN1_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN1_1__0__HSIOM_MASK EQU 0x0F000000
AIN1_1__0__HSIOM_SHIFT EQU 24
AIN1_1__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN1_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN1_1__0__MASK EQU 0x40
AIN1_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
AIN1_1__0__OUT_SEL_SHIFT EQU 12
AIN1_1__0__OUT_SEL_VAL EQU 1
AIN1_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN1_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN1_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN1_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN1_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN1_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN1_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN1_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN1_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN1_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN1_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN1_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN1_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN1_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN1_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN1_1__0__PC EQU CYREG_PRT2_PC
AIN1_1__0__PC2 EQU CYREG_PRT2_PC2
AIN1_1__0__PORT EQU 2
AIN1_1__0__PS EQU CYREG_PRT2_PS
AIN1_1__0__SHIFT EQU 6
AIN1_1__DR EQU CYREG_PRT2_DR
AIN1_1__INTCFG EQU CYREG_PRT2_INTCFG
AIN1_1__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN1_1__MASK EQU 0x40
AIN1_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN1_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN1_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN1_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN1_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN1_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN1_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN1_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN1_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN1_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN1_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN1_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN1_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN1_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN1_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN1_1__PC EQU CYREG_PRT2_PC
AIN1_1__PC2 EQU CYREG_PRT2_PC2
AIN1_1__PORT EQU 2
AIN1_1__PS EQU CYREG_PRT2_PS
AIN1_1__SHIFT EQU 6

/* AIN1_2 */
AIN1_2__0__DM__MASK EQU 0xE00000
AIN1_2__0__DM__SHIFT EQU 21
AIN1_2__0__DR EQU CYREG_PRT3_DR
AIN1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
AIN1_2__0__HSIOM_MASK EQU 0xF0000000
AIN1_2__0__HSIOM_SHIFT EQU 28
AIN1_2__0__INTCFG EQU CYREG_PRT3_INTCFG
AIN1_2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
AIN1_2__0__MASK EQU 0x80
AIN1_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
AIN1_2__0__OUT_SEL_SHIFT EQU 14
AIN1_2__0__OUT_SEL_VAL EQU 1
AIN1_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AIN1_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AIN1_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AIN1_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AIN1_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AIN1_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AIN1_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AIN1_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AIN1_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AIN1_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AIN1_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AIN1_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AIN1_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AIN1_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AIN1_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AIN1_2__0__PC EQU CYREG_PRT3_PC
AIN1_2__0__PC2 EQU CYREG_PRT3_PC2
AIN1_2__0__PORT EQU 3
AIN1_2__0__PS EQU CYREG_PRT3_PS
AIN1_2__0__SHIFT EQU 7
AIN1_2__DR EQU CYREG_PRT3_DR
AIN1_2__INTCFG EQU CYREG_PRT3_INTCFG
AIN1_2__INTSTAT EQU CYREG_PRT3_INTSTAT
AIN1_2__MASK EQU 0x80
AIN1_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
AIN1_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
AIN1_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
AIN1_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
AIN1_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
AIN1_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
AIN1_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
AIN1_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
AIN1_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
AIN1_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
AIN1_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
AIN1_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
AIN1_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
AIN1_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
AIN1_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
AIN1_2__PC EQU CYREG_PRT3_PC
AIN1_2__PC2 EQU CYREG_PRT3_PC2
AIN1_2__PORT EQU 3
AIN1_2__PS EQU CYREG_PRT3_PS
AIN1_2__SHIFT EQU 7

/* AIN2_1 */
AIN2_1__0__DM__MASK EQU 0xE00000
AIN2_1__0__DM__SHIFT EQU 21
AIN2_1__0__DR EQU CYREG_PRT2_DR
AIN2_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AIN2_1__0__HSIOM_MASK EQU 0xF0000000
AIN2_1__0__HSIOM_SHIFT EQU 28
AIN2_1__0__INTCFG EQU CYREG_PRT2_INTCFG
AIN2_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN2_1__0__MASK EQU 0x80
AIN2_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
AIN2_1__0__OUT_SEL_SHIFT EQU 14
AIN2_1__0__OUT_SEL_VAL EQU 0
AIN2_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN2_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN2_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN2_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN2_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN2_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN2_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN2_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN2_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN2_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN2_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN2_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN2_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN2_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN2_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN2_1__0__PC EQU CYREG_PRT2_PC
AIN2_1__0__PC2 EQU CYREG_PRT2_PC2
AIN2_1__0__PORT EQU 2
AIN2_1__0__PS EQU CYREG_PRT2_PS
AIN2_1__0__SHIFT EQU 7
AIN2_1__DR EQU CYREG_PRT2_DR
AIN2_1__INTCFG EQU CYREG_PRT2_INTCFG
AIN2_1__INTSTAT EQU CYREG_PRT2_INTSTAT
AIN2_1__MASK EQU 0x80
AIN2_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AIN2_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AIN2_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AIN2_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AIN2_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AIN2_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AIN2_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AIN2_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AIN2_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AIN2_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AIN2_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AIN2_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AIN2_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AIN2_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AIN2_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AIN2_1__PC EQU CYREG_PRT2_PC
AIN2_1__PC2 EQU CYREG_PRT2_PC2
AIN2_1__PORT EQU 2
AIN2_1__PS EQU CYREG_PRT2_PS
AIN2_1__SHIFT EQU 7

/* AIN2_2 */
AIN2_2__0__DM__MASK EQU 0x07
AIN2_2__0__DM__SHIFT EQU 0
AIN2_2__0__DR EQU CYREG_PRT0_DR
AIN2_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AIN2_2__0__HSIOM_MASK EQU 0x0000000F
AIN2_2__0__HSIOM_SHIFT EQU 0
AIN2_2__0__INTCFG EQU CYREG_PRT0_INTCFG
AIN2_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
AIN2_2__0__MASK EQU 0x01
AIN2_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
AIN2_2__0__OUT_SEL_SHIFT EQU 0
AIN2_2__0__OUT_SEL_VAL EQU 0
AIN2_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AIN2_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AIN2_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AIN2_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AIN2_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AIN2_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AIN2_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AIN2_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AIN2_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AIN2_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AIN2_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AIN2_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AIN2_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AIN2_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AIN2_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AIN2_2__0__PC EQU CYREG_PRT0_PC
AIN2_2__0__PC2 EQU CYREG_PRT0_PC2
AIN2_2__0__PORT EQU 0
AIN2_2__0__PS EQU CYREG_PRT0_PS
AIN2_2__0__SHIFT EQU 0
AIN2_2__DR EQU CYREG_PRT0_DR
AIN2_2__INTCFG EQU CYREG_PRT0_INTCFG
AIN2_2__INTSTAT EQU CYREG_PRT0_INTSTAT
AIN2_2__MASK EQU 0x01
AIN2_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AIN2_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AIN2_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AIN2_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AIN2_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AIN2_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AIN2_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AIN2_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AIN2_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AIN2_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AIN2_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AIN2_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AIN2_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AIN2_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AIN2_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AIN2_2__PC EQU CYREG_PRT0_PC
AIN2_2__PC2 EQU CYREG_PRT0_PC2
AIN2_2__PORT EQU 0
AIN2_2__PS EQU CYREG_PRT0_PS
AIN2_2__SHIFT EQU 0

/* BIN1_1 */
BIN1_1__0__DM__MASK EQU 0x07
BIN1_1__0__DM__SHIFT EQU 0
BIN1_1__0__DR EQU CYREG_PRT3_DR
BIN1_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BIN1_1__0__HSIOM_MASK EQU 0x0000000F
BIN1_1__0__HSIOM_SHIFT EQU 0
BIN1_1__0__INTCFG EQU CYREG_PRT3_INTCFG
BIN1_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
BIN1_1__0__MASK EQU 0x01
BIN1_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
BIN1_1__0__OUT_SEL_SHIFT EQU 0
BIN1_1__0__OUT_SEL_VAL EQU 1
BIN1_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BIN1_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BIN1_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BIN1_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BIN1_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BIN1_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BIN1_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BIN1_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BIN1_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BIN1_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BIN1_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BIN1_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BIN1_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BIN1_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BIN1_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BIN1_1__0__PC EQU CYREG_PRT3_PC
BIN1_1__0__PC2 EQU CYREG_PRT3_PC2
BIN1_1__0__PORT EQU 3
BIN1_1__0__PS EQU CYREG_PRT3_PS
BIN1_1__0__SHIFT EQU 0
BIN1_1__DR EQU CYREG_PRT3_DR
BIN1_1__INTCFG EQU CYREG_PRT3_INTCFG
BIN1_1__INTSTAT EQU CYREG_PRT3_INTSTAT
BIN1_1__MASK EQU 0x01
BIN1_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BIN1_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BIN1_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BIN1_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BIN1_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BIN1_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BIN1_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BIN1_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BIN1_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BIN1_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BIN1_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BIN1_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BIN1_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BIN1_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BIN1_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BIN1_1__PC EQU CYREG_PRT3_PC
BIN1_1__PC2 EQU CYREG_PRT3_PC2
BIN1_1__PORT EQU 3
BIN1_1__PS EQU CYREG_PRT3_PS
BIN1_1__SHIFT EQU 0

/* BIN1_2 */
BIN1_2__0__DM__MASK EQU 0x38
BIN1_2__0__DM__SHIFT EQU 3
BIN1_2__0__DR EQU CYREG_PRT0_DR
BIN1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BIN1_2__0__HSIOM_MASK EQU 0x000000F0
BIN1_2__0__HSIOM_SHIFT EQU 4
BIN1_2__0__INTCFG EQU CYREG_PRT0_INTCFG
BIN1_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BIN1_2__0__MASK EQU 0x02
BIN1_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
BIN1_2__0__OUT_SEL_SHIFT EQU 2
BIN1_2__0__OUT_SEL_VAL EQU 3
BIN1_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BIN1_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BIN1_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BIN1_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BIN1_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BIN1_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BIN1_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BIN1_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BIN1_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BIN1_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BIN1_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BIN1_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BIN1_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BIN1_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BIN1_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BIN1_2__0__PC EQU CYREG_PRT0_PC
BIN1_2__0__PC2 EQU CYREG_PRT0_PC2
BIN1_2__0__PORT EQU 0
BIN1_2__0__PS EQU CYREG_PRT0_PS
BIN1_2__0__SHIFT EQU 1
BIN1_2__DR EQU CYREG_PRT0_DR
BIN1_2__INTCFG EQU CYREG_PRT0_INTCFG
BIN1_2__INTSTAT EQU CYREG_PRT0_INTSTAT
BIN1_2__MASK EQU 0x02
BIN1_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BIN1_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BIN1_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BIN1_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BIN1_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BIN1_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BIN1_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BIN1_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BIN1_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BIN1_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BIN1_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BIN1_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BIN1_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BIN1_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BIN1_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BIN1_2__PC EQU CYREG_PRT0_PC
BIN1_2__PC2 EQU CYREG_PRT0_PC2
BIN1_2__PORT EQU 0
BIN1_2__PS EQU CYREG_PRT0_PS
BIN1_2__SHIFT EQU 1

/* BIN2_1 */
BIN2_1__0__DM__MASK EQU 0x38
BIN2_1__0__DM__SHIFT EQU 3
BIN2_1__0__DR EQU CYREG_PRT3_DR
BIN2_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BIN2_1__0__HSIOM_MASK EQU 0x000000F0
BIN2_1__0__HSIOM_SHIFT EQU 4
BIN2_1__0__INTCFG EQU CYREG_PRT3_INTCFG
BIN2_1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
BIN2_1__0__MASK EQU 0x02
BIN2_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
BIN2_1__0__OUT_SEL_SHIFT EQU 2
BIN2_1__0__OUT_SEL_VAL EQU 2
BIN2_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BIN2_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BIN2_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BIN2_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BIN2_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BIN2_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BIN2_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BIN2_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BIN2_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BIN2_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BIN2_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BIN2_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BIN2_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BIN2_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BIN2_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BIN2_1__0__PC EQU CYREG_PRT3_PC
BIN2_1__0__PC2 EQU CYREG_PRT3_PC2
BIN2_1__0__PORT EQU 3
BIN2_1__0__PS EQU CYREG_PRT3_PS
BIN2_1__0__SHIFT EQU 1
BIN2_1__DR EQU CYREG_PRT3_DR
BIN2_1__INTCFG EQU CYREG_PRT3_INTCFG
BIN2_1__INTSTAT EQU CYREG_PRT3_INTSTAT
BIN2_1__MASK EQU 0x02
BIN2_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BIN2_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BIN2_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BIN2_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BIN2_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BIN2_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BIN2_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BIN2_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BIN2_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BIN2_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BIN2_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BIN2_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BIN2_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BIN2_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BIN2_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BIN2_1__PC EQU CYREG_PRT3_PC
BIN2_1__PC2 EQU CYREG_PRT3_PC2
BIN2_1__PORT EQU 3
BIN2_1__PS EQU CYREG_PRT3_PS
BIN2_1__SHIFT EQU 1

/* BIN2_2 */
BIN2_2__0__DM__MASK EQU 0x1C0
BIN2_2__0__DM__SHIFT EQU 6
BIN2_2__0__DR EQU CYREG_PRT0_DR
BIN2_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BIN2_2__0__HSIOM_MASK EQU 0x00000F00
BIN2_2__0__HSIOM_SHIFT EQU 8
BIN2_2__0__INTCFG EQU CYREG_PRT0_INTCFG
BIN2_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BIN2_2__0__MASK EQU 0x04
BIN2_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
BIN2_2__0__OUT_SEL_SHIFT EQU 4
BIN2_2__0__OUT_SEL_VAL EQU 0
BIN2_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BIN2_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BIN2_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BIN2_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BIN2_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BIN2_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BIN2_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BIN2_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BIN2_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BIN2_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BIN2_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BIN2_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BIN2_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BIN2_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BIN2_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BIN2_2__0__PC EQU CYREG_PRT0_PC
BIN2_2__0__PC2 EQU CYREG_PRT0_PC2
BIN2_2__0__PORT EQU 0
BIN2_2__0__PS EQU CYREG_PRT0_PS
BIN2_2__0__SHIFT EQU 2
BIN2_2__DR EQU CYREG_PRT0_DR
BIN2_2__INTCFG EQU CYREG_PRT0_INTCFG
BIN2_2__INTSTAT EQU CYREG_PRT0_INTSTAT
BIN2_2__MASK EQU 0x04
BIN2_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BIN2_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BIN2_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BIN2_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BIN2_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BIN2_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BIN2_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BIN2_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BIN2_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BIN2_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BIN2_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BIN2_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BIN2_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BIN2_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BIN2_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BIN2_2__PC EQU CYREG_PRT0_PC
BIN2_2__PC2 EQU CYREG_PRT0_PC2
BIN2_2__PORT EQU 0
BIN2_2__PS EQU CYREG_PRT0_PS
BIN2_2__SHIFT EQU 2

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* PWM_Rear_cy_m0s8_tcpwm_1 */
PWM_Rear_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_Rear_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_Rear_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_Rear_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_Rear_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_Rear_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_Rear_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_Rear_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_Rear_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_Rear_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_Rear_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_Rear_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_Rear_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_Rear_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_Rear_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Mode_Rear */
Mode_Rear__0__DM__MASK EQU 0x1C0000
Mode_Rear__0__DM__SHIFT EQU 18
Mode_Rear__0__DR EQU CYREG_PRT3_DR
Mode_Rear__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Mode_Rear__0__HSIOM_MASK EQU 0x0F000000
Mode_Rear__0__HSIOM_SHIFT EQU 24
Mode_Rear__0__INTCFG EQU CYREG_PRT3_INTCFG
Mode_Rear__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Mode_Rear__0__MASK EQU 0x40
Mode_Rear__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mode_Rear__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mode_Rear__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mode_Rear__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mode_Rear__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mode_Rear__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mode_Rear__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mode_Rear__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mode_Rear__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mode_Rear__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mode_Rear__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mode_Rear__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mode_Rear__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mode_Rear__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mode_Rear__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mode_Rear__0__PC EQU CYREG_PRT3_PC
Mode_Rear__0__PC2 EQU CYREG_PRT3_PC2
Mode_Rear__0__PORT EQU 3
Mode_Rear__0__PS EQU CYREG_PRT3_PS
Mode_Rear__0__SHIFT EQU 6
Mode_Rear__DR EQU CYREG_PRT3_DR
Mode_Rear__INTCFG EQU CYREG_PRT3_INTCFG
Mode_Rear__INTSTAT EQU CYREG_PRT3_INTSTAT
Mode_Rear__MASK EQU 0x40
Mode_Rear__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Mode_Rear__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Mode_Rear__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Mode_Rear__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Mode_Rear__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Mode_Rear__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Mode_Rear__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Mode_Rear__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Mode_Rear__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Mode_Rear__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Mode_Rear__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Mode_Rear__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Mode_Rear__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Mode_Rear__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Mode_Rear__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Mode_Rear__PC EQU CYREG_PRT3_PC
Mode_Rear__PC2 EQU CYREG_PRT3_PC2
Mode_Rear__PORT EQU 3
Mode_Rear__PS EQU CYREG_PRT3_PS
Mode_Rear__SHIFT EQU 6

/* PWM_Front_cy_m0s8_tcpwm_1 */
PWM_Front_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_Front_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_Front_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_Front_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_Front_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_Front_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_Front_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_Front_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_Front_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_Front_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_Front_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_Front_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_Front_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_Front_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_Front_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* cursense1 */
cursense1__0__DM__MASK EQU 0x7000
cursense1__0__DM__SHIFT EQU 12
cursense1__0__DR EQU CYREG_PRT3_DR
cursense1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
cursense1__0__HSIOM_MASK EQU 0x000F0000
cursense1__0__HSIOM_SHIFT EQU 16
cursense1__0__INTCFG EQU CYREG_PRT3_INTCFG
cursense1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
cursense1__0__MASK EQU 0x10
cursense1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
cursense1__0__OUT_SEL_SHIFT EQU 8
cursense1__0__OUT_SEL_VAL EQU 0
cursense1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
cursense1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
cursense1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
cursense1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
cursense1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
cursense1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
cursense1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
cursense1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
cursense1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
cursense1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
cursense1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
cursense1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
cursense1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
cursense1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
cursense1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
cursense1__0__PC EQU CYREG_PRT3_PC
cursense1__0__PC2 EQU CYREG_PRT3_PC2
cursense1__0__PORT EQU 3
cursense1__0__PS EQU CYREG_PRT3_PS
cursense1__0__SHIFT EQU 4
cursense1__DR EQU CYREG_PRT3_DR
cursense1__INTCFG EQU CYREG_PRT3_INTCFG
cursense1__INTSTAT EQU CYREG_PRT3_INTSTAT
cursense1__MASK EQU 0x10
cursense1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
cursense1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
cursense1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
cursense1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
cursense1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
cursense1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
cursense1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
cursense1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
cursense1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
cursense1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
cursense1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
cursense1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
cursense1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
cursense1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
cursense1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
cursense1__PC EQU CYREG_PRT3_PC
cursense1__PC2 EQU CYREG_PRT3_PC2
cursense1__PORT EQU 3
cursense1__PS EQU CYREG_PRT3_PS
cursense1__SHIFT EQU 4

/* cursense2 */
cursense2__0__DM__MASK EQU 0xE00
cursense2__0__DM__SHIFT EQU 9
cursense2__0__DR EQU CYREG_PRT0_DR
cursense2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
cursense2__0__HSIOM_MASK EQU 0x0000F000
cursense2__0__HSIOM_SHIFT EQU 12
cursense2__0__INTCFG EQU CYREG_PRT0_INTCFG
cursense2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
cursense2__0__MASK EQU 0x08
cursense2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
cursense2__0__OUT_SEL_SHIFT EQU 6
cursense2__0__OUT_SEL_VAL EQU 2
cursense2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cursense2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cursense2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cursense2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cursense2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cursense2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cursense2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cursense2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cursense2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cursense2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cursense2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cursense2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cursense2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cursense2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cursense2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cursense2__0__PC EQU CYREG_PRT0_PC
cursense2__0__PC2 EQU CYREG_PRT0_PC2
cursense2__0__PORT EQU 0
cursense2__0__PS EQU CYREG_PRT0_PS
cursense2__0__SHIFT EQU 3
cursense2__DR EQU CYREG_PRT0_DR
cursense2__INTCFG EQU CYREG_PRT0_INTCFG
cursense2__INTSTAT EQU CYREG_PRT0_INTSTAT
cursense2__MASK EQU 0x08
cursense2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cursense2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cursense2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cursense2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cursense2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cursense2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cursense2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cursense2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cursense2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cursense2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cursense2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cursense2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cursense2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cursense2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cursense2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cursense2__PC EQU CYREG_PRT0_PC
cursense2__PC2 EQU CYREG_PRT0_PC2
cursense2__PORT EQU 0
cursense2__PS EQU CYREG_PRT0_PS
cursense2__SHIFT EQU 3

/* Mode_Front */
Mode_Front__0__DM__MASK EQU 0x38000
Mode_Front__0__DM__SHIFT EQU 15
Mode_Front__0__DR EQU CYREG_PRT2_DR
Mode_Front__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Mode_Front__0__HSIOM_MASK EQU 0x00F00000
Mode_Front__0__HSIOM_SHIFT EQU 20
Mode_Front__0__INTCFG EQU CYREG_PRT2_INTCFG
Mode_Front__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Mode_Front__0__MASK EQU 0x20
Mode_Front__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mode_Front__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mode_Front__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mode_Front__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mode_Front__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mode_Front__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mode_Front__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mode_Front__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mode_Front__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mode_Front__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mode_Front__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mode_Front__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mode_Front__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mode_Front__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mode_Front__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mode_Front__0__PC EQU CYREG_PRT2_PC
Mode_Front__0__PC2 EQU CYREG_PRT2_PC2
Mode_Front__0__PORT EQU 2
Mode_Front__0__PS EQU CYREG_PRT2_PS
Mode_Front__0__SHIFT EQU 5
Mode_Front__DR EQU CYREG_PRT2_DR
Mode_Front__INTCFG EQU CYREG_PRT2_INTCFG
Mode_Front__INTSTAT EQU CYREG_PRT2_INTSTAT
Mode_Front__MASK EQU 0x20
Mode_Front__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Mode_Front__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Mode_Front__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Mode_Front__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Mode_Front__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Mode_Front__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Mode_Front__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Mode_Front__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Mode_Front__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Mode_Front__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Mode_Front__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Mode_Front__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Mode_Front__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Mode_Front__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Mode_Front__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Mode_Front__PC EQU CYREG_PRT2_PC
Mode_Front__PC2 EQU CYREG_PRT2_PC2
Mode_Front__PORT EQU 2
Mode_Front__PS EQU CYREG_PRT2_PS
Mode_Front__SHIFT EQU 5

/* Power_Rear */
Power_Rear__0__DM__MASK EQU 0x38000
Power_Rear__0__DM__SHIFT EQU 15
Power_Rear__0__DR EQU CYREG_PRT3_DR
Power_Rear__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Power_Rear__0__HSIOM_MASK EQU 0x00F00000
Power_Rear__0__HSIOM_SHIFT EQU 20
Power_Rear__0__INTCFG EQU CYREG_PRT3_INTCFG
Power_Rear__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Power_Rear__0__MASK EQU 0x20
Power_Rear__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Power_Rear__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Power_Rear__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Power_Rear__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Power_Rear__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Power_Rear__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Power_Rear__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Power_Rear__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Power_Rear__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Power_Rear__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Power_Rear__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Power_Rear__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Power_Rear__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Power_Rear__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Power_Rear__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Power_Rear__0__PC EQU CYREG_PRT3_PC
Power_Rear__0__PC2 EQU CYREG_PRT3_PC2
Power_Rear__0__PORT EQU 3
Power_Rear__0__PS EQU CYREG_PRT3_PS
Power_Rear__0__SHIFT EQU 5
Power_Rear__DR EQU CYREG_PRT3_DR
Power_Rear__INTCFG EQU CYREG_PRT3_INTCFG
Power_Rear__INTSTAT EQU CYREG_PRT3_INTSTAT
Power_Rear__MASK EQU 0x20
Power_Rear__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Power_Rear__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Power_Rear__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Power_Rear__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Power_Rear__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Power_Rear__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Power_Rear__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Power_Rear__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Power_Rear__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Power_Rear__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Power_Rear__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Power_Rear__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Power_Rear__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Power_Rear__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Power_Rear__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Power_Rear__PC EQU CYREG_PRT3_PC
Power_Rear__PC2 EQU CYREG_PRT3_PC2
Power_Rear__PORT EQU 3
Power_Rear__PS EQU CYREG_PRT3_PS
Power_Rear__SHIFT EQU 5

/* DIR_CONTROL */
DIR_CONTROL_Sync_ctrl_reg__0__MASK EQU 0x01
DIR_CONTROL_Sync_ctrl_reg__0__POS EQU 0
DIR_CONTROL_Sync_ctrl_reg__1__MASK EQU 0x02
DIR_CONTROL_Sync_ctrl_reg__1__POS EQU 1
DIR_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
DIR_CONTROL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
DIR_CONTROL_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
DIR_CONTROL_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
DIR_CONTROL_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
DIR_CONTROL_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
DIR_CONTROL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
DIR_CONTROL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
DIR_CONTROL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
DIR_CONTROL_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
DIR_CONTROL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
DIR_CONTROL_Sync_ctrl_reg__MASK EQU 0x03
DIR_CONTROL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
DIR_CONTROL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
DIR_CONTROL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

/* Power_Front */
Power_Front__0__DM__MASK EQU 0x7000
Power_Front__0__DM__SHIFT EQU 12
Power_Front__0__DR EQU CYREG_PRT2_DR
Power_Front__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Power_Front__0__HSIOM_MASK EQU 0x000F0000
Power_Front__0__HSIOM_SHIFT EQU 16
Power_Front__0__INTCFG EQU CYREG_PRT2_INTCFG
Power_Front__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Power_Front__0__MASK EQU 0x10
Power_Front__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Power_Front__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Power_Front__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Power_Front__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Power_Front__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Power_Front__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Power_Front__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Power_Front__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Power_Front__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Power_Front__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Power_Front__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Power_Front__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Power_Front__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Power_Front__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Power_Front__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Power_Front__0__PC EQU CYREG_PRT2_PC
Power_Front__0__PC2 EQU CYREG_PRT2_PC2
Power_Front__0__PORT EQU 2
Power_Front__0__PS EQU CYREG_PRT2_PS
Power_Front__0__SHIFT EQU 4
Power_Front__DR EQU CYREG_PRT2_DR
Power_Front__INTCFG EQU CYREG_PRT2_INTCFG
Power_Front__INTSTAT EQU CYREG_PRT2_INTSTAT
Power_Front__MASK EQU 0x10
Power_Front__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Power_Front__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Power_Front__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Power_Front__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Power_Front__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Power_Front__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Power_Front__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Power_Front__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Power_Front__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Power_Front__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Power_Front__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Power_Front__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Power_Front__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Power_Front__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Power_Front__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Power_Front__PC EQU CYREG_PRT2_PC
Power_Front__PC2 EQU CYREG_PRT2_PC2
Power_Front__PORT EQU 2
Power_Front__PS EQU CYREG_PRT2_PS
Power_Front__SHIFT EQU 4

/* QuadDec_Rear_cy_m0s8_tcpwm_1 */
QuadDec_Rear_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_Rear_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_Rear_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_Rear_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_Rear_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_Rear_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_Rear_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_Rear_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_Rear_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_Rear_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_Rear_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_Rear_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_Rear_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_Rear_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_Rear_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* QuadDec_Front_cy_m0s8_tcpwm_1 */
QuadDec_Front_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
QuadDec_Front_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
QuadDec_Front_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
QuadDec_Front_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
QuadDec_Front_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
QuadDec_Front_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
QuadDec_Front_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
QuadDec_Front_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
QuadDec_Front_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
QuadDec_Front_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
QuadDec_Front_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
QuadDec_Front_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
QuadDec_Front_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
QuadDec_Front_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
QuadDec_Front_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Motor_Current_ADC_cy_psoc4_sar */
Motor_Current_ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
Motor_Current_ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
Motor_Current_ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
Motor_Current_ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
Motor_Current_ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
Motor_Current_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
Motor_Current_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
Motor_Current_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
Motor_Current_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
Motor_Current_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
Motor_Current_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
Motor_Current_ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* Motor_Current_ADC_cy_psoc4_sarmux_8 */
Motor_Current_ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 3
Motor_Current_ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 7
Motor_Current_ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 2
Motor_Current_ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
Motor_Current_ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* Motor_Current_ADC_intClock */
Motor_Current_ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
Motor_Current_ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
Motor_Current_ADC_intClock__ENABLE_MASK EQU 0x80000000
Motor_Current_ADC_intClock__MASK EQU 0x80000000
Motor_Current_ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Motor_Current_ADC_IRQ */
Motor_Current_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Motor_Current_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Motor_Current_ADC_IRQ__INTC_MASK EQU 0x4000
Motor_Current_ADC_IRQ__INTC_NUMBER EQU 14
Motor_Current_ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
Motor_Current_ADC_IRQ__INTC_PRIOR_NUM EQU 3
Motor_Current_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
Motor_Current_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Motor_Current_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
