{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:08:22 2019 " "Info: Processing started: Mon Dec 23 16:08:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake EP3C55F484I7 " "Info: Selected device EP3C55F484I7 for design \"snake\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 92 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C7 " "Info: Device EP3C16F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484I7 " "Info: Device EP3C16F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484A7 " "Info: Device EP3C16F484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C7 " "Info: Device EP3C40F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484I7 " "Info: Device EP3C40F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484A7 " "Info: Device EP3C40F484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C7 " "Info: Device EP3C55F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C7 " "Info: Device EP3C80F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484I7 " "Info: Device EP3C80F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C7 " "Info: Device EP3C120F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484I7 " "Info: Device EP3C120F484I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/vga_pll_altpll.v" "" { Text "D:/Snake/db/vga_pll_altpll.v" 92 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u_vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN N18 (DIFFIO_R21p, DQS1R/CQ1R#,DPCLK6)) " "Info: Automatically promoted node sys_rst_n~input (placed in PIN N18 (DIFFIO_R21p, DQS1R/CQ1R#,DPCLK6))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n_w~1 " "Info: Destination node rst_n_w~1" {  } { { "snake.v" "" { Text "D:/Snake/snake.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n_w~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:u_vga_display\|block_x\[10\]\[9\]~3000 " "Info: Destination node vga_display:u_vga_display\|block_x\[10\]\[9\]~3000" {  } { { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_x[10][9]~3000 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "snake.v" "" { Text "D:/Snake/snake.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_w~1  " "Info: Automatically promoted node rst_n_w~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "snake.v" "" { Text "D:/Snake/snake.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n_w~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.989 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.989  " "Info: Path #1: Setup slack is 2.989 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vga_display:u_vga_display\|rb\[1\] " "Info: From Node    : vga_display:u_vga_display\|rb\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vga_display:u_vga_display\|r\[8\]\[25\] " "Info: To Node      : vga_display:u_vga_display\|r\[8\]\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Launch Clock : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Latch Clock  : u_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.418      0.418  R        clock network delay " "Info:      0.418      0.418  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.650      0.232     uTco  vga_display:u_vga_display\|rb\[1\] " "Info:      0.650      0.232     uTco  vga_display:u_vga_display\|rb\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|rb[1] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.650      0.000 RR  CELL  u_vga_display\|rb\[1\]\|q " "Info:      0.650      0.000 RR  CELL  u_vga_display\|rb\[1\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|rb[1] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.913      1.263 RR    IC  u_vga_display\|Mux14~4\|datac " "Info:      1.913      1.263 RR    IC  u_vga_display\|Mux14~4\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~4 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      0.289 RR  CELL  u_vga_display\|Mux14~4\|combout " "Info:      2.202      0.289 RR  CELL  u_vga_display\|Mux14~4\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~4 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.272      0.070 RR    IC  u_vga_display\|Mux14~5\|datac " "Info:      2.272      0.070 RR    IC  u_vga_display\|Mux14~5\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~5 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.289 RR  CELL  u_vga_display\|Mux14~5\|combout " "Info:      2.561      0.289 RR  CELL  u_vga_display\|Mux14~5\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~5 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.868      1.307 RR    IC  u_vga_display\|Mux14~6\|datad " "Info:      3.868      1.307 RR    IC  u_vga_display\|Mux14~6\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.023      0.155 RR  CELL  u_vga_display\|Mux14~6\|combout " "Info:      4.023      0.155 RR  CELL  u_vga_display\|Mux14~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.093      0.070 RR    IC  u_vga_display\|Mux14~9\|datac " "Info:      4.093      0.070 RR    IC  u_vga_display\|Mux14~9\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~9 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      0.269 RF  CELL  u_vga_display\|Mux14~9\|combout " "Info:      4.362      0.269 RF  CELL  u_vga_display\|Mux14~9\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~9 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.280     -0.082 FF    IC  u_vga_display\|Mux14~20\|dataa " "Info:      4.280     -0.082 FF    IC  u_vga_display\|Mux14~20\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.638      0.358 FF  CELL  u_vga_display\|Mux14~20\|combout " "Info:      4.638      0.358 FF  CELL  u_vga_display\|Mux14~20\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux14~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.670      1.032 FF    IC  u_vga_display\|Add8~6\|dataa " "Info:      5.670      1.032 FF    IC  u_vga_display\|Add8~6\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174      0.504 FR  CELL  u_vga_display\|Add8~6\|cout " "Info:      6.174      0.504 FR  CELL  u_vga_display\|Add8~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~7 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174      0.000 RR    IC  u_vga_display\|Add8~8\|cin " "Info:      6.174      0.000 RR    IC  u_vga_display\|Add8~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~8 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.241      0.067 RF  CELL  u_vga_display\|Add8~8\|cout " "Info:      6.241      0.067 RF  CELL  u_vga_display\|Add8~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~9 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.241      0.000 FF    IC  u_vga_display\|Add8~10\|cin " "Info:      6.241      0.000 FF    IC  u_vga_display\|Add8~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~10 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.067 FR  CELL  u_vga_display\|Add8~10\|cout " "Info:      6.308      0.067 FR  CELL  u_vga_display\|Add8~10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~11 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.000 RR    IC  u_vga_display\|Add8~12\|cin " "Info:      6.308      0.000 RR    IC  u_vga_display\|Add8~12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.847      0.539 RR  CELL  u_vga_display\|Add8~12\|combout " "Info:      6.847      0.539 RR  CELL  u_vga_display\|Add8~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add8~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 198 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.878      1.031 RR    IC  u_vga_display\|block_y~2606\|datad " "Info:      7.878      1.031 RR    IC  u_vga_display\|block_y~2606\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2606 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.033      0.155 RR  CELL  u_vga_display\|block_y~2606\|combout " "Info:      8.033      0.155 RR  CELL  u_vga_display\|block_y~2606\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2606 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.648      0.615 RR    IC  u_vga_display\|block_y~2607\|datac " "Info:      8.648      0.615 RR    IC  u_vga_display\|block_y~2607\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2607 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.937      0.289 RR  CELL  u_vga_display\|block_y~2607\|combout " "Info:      8.937      0.289 RR  CELL  u_vga_display\|block_y~2607\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|block_y~2607 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 36 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.721 RR    IC  u_vga_display\|Mux46~13\|datad " "Info:      9.658      0.721 RR    IC  u_vga_display\|Mux46~13\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.813      0.155 RR  CELL  u_vga_display\|Mux46~13\|combout " "Info:      9.813      0.155 RR  CELL  u_vga_display\|Mux46~13\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.726     -0.087 RR    IC  u_vga_display\|Mux46~16\|datab " "Info:      9.726     -0.087 RR    IC  u_vga_display\|Mux46~16\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.130      0.404 RR  CELL  u_vga_display\|Mux46~16\|combout " "Info:     10.130      0.404 RR  CELL  u_vga_display\|Mux46~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.200      0.070 RR    IC  u_vga_display\|Mux46~19\|datac " "Info:     10.200      0.070 RR    IC  u_vga_display\|Mux46~19\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~19 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.469      0.269 RF  CELL  u_vga_display\|Mux46~19\|combout " "Info:     10.469      0.269 RF  CELL  u_vga_display\|Mux46~19\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~19 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.210      0.741 FF    IC  u_vga_display\|Mux46~20\|datab " "Info:     11.210      0.741 FF    IC  u_vga_display\|Mux46~20\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.640      0.430 FF  CELL  u_vga_display\|Mux46~20\|combout " "Info:     11.640      0.430 FF  CELL  u_vga_display\|Mux46~20\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Mux46~20 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.081      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|dataa " "Info:     12.081      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.585      0.504 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|cout " "Info:     12.585      0.504 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.585      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cin " "Info:     12.585      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cout " "Info:     12.652      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|cin " "Info:     12.652      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[5]~6 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.059      0.407 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|combout " "Info:     13.059      0.407 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~6\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_4_result_int[5]~6 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 46 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.128      1.069 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|datad " "Info:     14.128      1.069 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[25]~70 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.268      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|combout " "Info:     14.268      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[25\]~70\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[25]~70 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.332      1.064 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|datab " "Info:     15.332      1.064 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[2]~0 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.357 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|cout " "Info:     15.689      0.357 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.689      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cin " "Info:     15.689      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cout " "Info:     15.756      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cin " "Info:     15.756      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.823      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cout " "Info:     15.823      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.823      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cin " "Info:     15.823      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.890      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cout " "Info:     15.890      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.890      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|cin " "Info:     15.890      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.429      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|combout " "Info:     16.429      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_5_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 51 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.150      0.721 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|datad " "Info:     17.150      0.721 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[34]~55 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.290      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|combout " "Info:     17.290      0.140 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[34\]~55\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[34]~55 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.636      1.346 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|datab " "Info:     18.636      1.346 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.154      0.518 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|cout " "Info:     19.154      0.518 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.154      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|cin " "Info:     19.154      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.693      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|combout " "Info:     19.693      0.539 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_6_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 56 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.439      0.746 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|dataa " "Info:     20.439      0.746 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[37]~40 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.842      0.403 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|combout " "Info:     20.842      0.403 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]~40\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[37]~40 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      0.749 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|dataa " "Info:     21.591      0.749 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[2]~0 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.063      0.472 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|cout " "Info:     22.063      0.472 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.063      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cin " "Info:     22.063      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.130      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cout " "Info:     22.130      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.130      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cin " "Info:     22.130      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.197      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cout " "Info:     22.197      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.197      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cin " "Info:     22.197      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.264      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cout " "Info:     22.264      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.264      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|cin " "Info:     22.264      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.702      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|combout " "Info:     22.702      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_7_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 61 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.431      0.729 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|datad " "Info:     23.431      0.729 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[43]~34 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.582      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|combout " "Info:     23.582      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[43\]~34\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[43]~34 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.306      0.724 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|datab " "Info:     24.306      0.724 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[2]~0 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.785      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|cout " "Info:     24.785      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.785      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cin " "Info:     24.785      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[3]~2 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.852      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cout " "Info:     24.852      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.852      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cin " "Info:     24.852      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[4]~4 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.919      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cout " "Info:     24.919      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.919      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cin " "Info:     24.919      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.986      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cout " "Info:     24.986      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.986      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|cin " "Info:     24.986      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.424      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|combout " "Info:     25.424      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_8_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 66 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.865      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|datad " "Info:     25.865      0.441 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[49]~22 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.016      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|combout " "Info:     26.016      0.151 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]~22\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|StageOut[49]~22 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.738      0.722 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|datab " "Info:     26.738      0.722 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.217      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|cout " "Info:     27.217      0.479 RR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~1\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.217      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cin " "Info:     27.217      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.284      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cout " "Info:     27.284      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.284      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cin " "Info:     27.284      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.351      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cout " "Info:     27.351      0.067 FR  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.351      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cin " "Info:     27.351      0.000 RR    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.418      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cout " "Info:     27.418      0.067 RF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.418      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|cin " "Info:     27.418      0.000 FF    IC  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.856      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|combout " "Info:     27.856      0.438 FF  CELL  u_vga_display\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|lpm_divide:Div0|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider|add_sub_9_result_int[6]~8 } "NODE_NAME" } } { "db/alt_u_div_l5f.tdf" "" { Text "D:/Snake/db/alt_u_div_l5f.tdf" 71 22 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.060      0.204 FF    IC  u_vga_display\|Add11~0\|dataa " "Info:     28.060      0.204 FF    IC  u_vga_display\|Add11~0\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~0 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.564      0.504 FR  CELL  u_vga_display\|Add11~0\|cout " "Info:     28.564      0.504 FR  CELL  u_vga_display\|Add11~0\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~1 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.564      0.000 RR    IC  u_vga_display\|Add11~2\|cin " "Info:     28.564      0.000 RR    IC  u_vga_display\|Add11~2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~2 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.631      0.067 RF  CELL  u_vga_display\|Add11~2\|cout " "Info:     28.631      0.067 RF  CELL  u_vga_display\|Add11~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~3 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.631      0.000 FF    IC  u_vga_display\|Add11~4\|cin " "Info:     28.631      0.000 FF    IC  u_vga_display\|Add11~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~4 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.698      0.067 FR  CELL  u_vga_display\|Add11~4\|cout " "Info:     28.698      0.067 FR  CELL  u_vga_display\|Add11~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~5 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.698      0.000 RR    IC  u_vga_display\|Add11~6\|cin " "Info:     28.698      0.000 RR    IC  u_vga_display\|Add11~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~6 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.765      0.067 RF  CELL  u_vga_display\|Add11~6\|cout " "Info:     28.765      0.067 RF  CELL  u_vga_display\|Add11~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~7 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.765      0.000 FF    IC  u_vga_display\|Add11~8\|cin " "Info:     28.765      0.000 FF    IC  u_vga_display\|Add11~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~8 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.203      0.438 FF  CELL  u_vga_display\|Add11~8\|combout " "Info:     29.203      0.438 FF  CELL  u_vga_display\|Add11~8\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|Add11~8 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 203 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.816      0.613 FF    IC  u_vga_display\|qx\[4\]~12\|datac " "Info:     29.816      0.613 FF    IC  u_vga_display\|qx\[4\]~12\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.099      0.283 FF  CELL  u_vga_display\|qx\[4\]~12\|combout " "Info:     30.099      0.283 FF  CELL  u_vga_display\|qx\[4\]~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~12 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.303      0.204 FF    IC  u_vga_display\|qx\[4\]~13\|datad " "Info:     30.303      0.204 FF    IC  u_vga_display\|qx\[4\]~13\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.430      0.127 FF  CELL  u_vga_display\|qx\[4\]~13\|combout " "Info:     30.430      0.127 FF  CELL  u_vga_display\|qx\[4\]~13\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~13 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.451      1.021 FF    IC  u_vga_display\|qx\[4\]~16\|dataa " "Info:     31.451      1.021 FF    IC  u_vga_display\|qx\[4\]~16\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.854      0.403 FF  CELL  u_vga_display\|qx\[4\]~16\|combout " "Info:     31.854      0.403 FF  CELL  u_vga_display\|qx\[4\]~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|qx[4]~16 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.621      0.767 FF    IC  u_vga_display\|always2~16\|datad " "Info:     32.621      0.767 FF    IC  u_vga_display\|always2~16\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|always2~16 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.772      0.151 FR  CELL  u_vga_display\|always2~16\|combout " "Info:     32.772      0.151 FR  CELL  u_vga_display\|always2~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|always2~16 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.050      1.278 RR    IC  u_vga_display\|r\[8\]\[31\]~5175\|datad " "Info:     34.050      1.278 RR    IC  u_vga_display\|r\[8\]\[31\]~5175\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][31]~5175 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.190      0.140 RF  CELL  u_vga_display\|r\[8\]\[31\]~5175\|combout " "Info:     34.190      0.140 RF  CELL  u_vga_display\|r\[8\]\[31\]~5175\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][31]~5175 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.240      1.050 FF    IC  u_vga_display\|r\[8\]\[25\]~5212\|datab " "Info:     35.240      1.050 FF    IC  u_vga_display\|r\[8\]\[25\]~5212\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5212 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.670      0.430 FF  CELL  u_vga_display\|r\[8\]\[25\]~5212\|combout " "Info:     35.670      0.430 FF  CELL  u_vga_display\|r\[8\]\[25\]~5212\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5212 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.706      1.036 FF    IC  u_vga_display\|r\[8\]\[25\]~5213\|dataa " "Info:     36.706      1.036 FF    IC  u_vga_display\|r\[8\]\[25\]~5213\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5213 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.115      0.409 FF  CELL  u_vga_display\|r\[8\]\[25\]~5213\|combout " "Info:     37.115      0.409 FF  CELL  u_vga_display\|r\[8\]\[25\]~5213\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25]~5213 } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.115      0.000 FF    IC  u_vga_display\|r\[8\]\[25\]\|d " "Info:     37.115      0.000 FF    IC  u_vga_display\|r\[8\]\[25\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.221      0.106 FF  CELL  vga_display:u_vga_display\|r\[8\]\[25\] " "Info:     37.221      0.106 FF  CELL  vga_display:u_vga_display\|r\[8\]\[25\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "Info:     40.000     40.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.192      0.192  R        clock network delay " "Info:     40.192      0.192  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.210      0.018     uTsu  vga_display:u_vga_display\|r\[8\]\[25\] " "Info:     40.210      0.018     uTsu  vga_display:u_vga_display\|r\[8\]\[25\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_display:u_vga_display|r[8][25] } "NODE_NAME" } } { "vga_display.v" "" { Text "D:/Snake/vga_display.v" 174 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    37.221 " "Info: Data Arrival Time  :    37.221" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.210 " "Info: Data Required Time :    40.210" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.989  " "Info: Slack              :     2.989 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X33_Y21 X43_Y31 " "Info: Peak interconnect usage is 43% of the available device resources in the region that extends from location X33_Y21 to location X43_Y31" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Snake/snake.fit.smsg " "Info: Generated suppressed messages file D:/Snake/snake.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Info: Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:08:40 2019 " "Info: Processing ended: Mon Dec 23 16:08:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
