<stg><name>dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop</name>


<trans_list>

<trans id="167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %DCT_Inner_Loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
DCT_Inner_Loop.i.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
DCT_Inner_Loop.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
DCT_Inner_Loop.i.i:2 %icmp_ln47 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
DCT_Inner_Loop.i.i:3 %add_ln47_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
DCT_Inner_Loop.i.i:4 %br_ln47 = br i1 %icmp_ln47, void %_Z6dct_1dPsS_.exit.i, void %for.inc18.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:2 %add_ln47 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:5 %icmp_ln28 = icmp_eq  i4 %k_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:6 %select_ln47 = select i1 %icmp_ln28, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:7 %select_ln47_1 = select i1 %icmp_ln28, i4 %add_ln47, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:8 %trunc_ln34 = trunc i4 %select_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:9 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln34, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:10 %zext_ln47 = zext i4 %select_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:14 %buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:15 %buf_2d_in_1_load = load i3 %buf_2d_in_1_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:17 %buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:18 %buf_2d_in_2_load = load i3 %buf_2d_in_2_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:23 %buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:24 %buf_2d_in_4_load = load i3 %buf_2d_in_4_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:32 %buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:33 %buf_2d_in_7_load = load i3 %buf_2d_in_7_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:36 %k_cast = zext i4 %select_ln47

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:37 %zext_ln34 = zext i4 %select_ln47

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit.i:38 %add_ln34_1 = add i6 %tmp, i6 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:42 %dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:43 %dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:46 %dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:47 %dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:50 %dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:51 %dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:54 %dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:55 %dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:58 %dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:59 %dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:62 %dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:63 %dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:66 %dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:67 %dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:70 %dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:71 %dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit.i:84 %add_ln28 = add i4 %select_ln47, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:85 %store_ln28 = store i7 %add_ln47_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:86 %store_ln28 = store i4 %select_ln47_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:87 %store_ln28 = store i4 %add_ln28, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:11 %buf_2d_in_0_addr = getelementptr i16 %buf_2d_in_0, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:12 %buf_2d_in_0_load = load i3 %buf_2d_in_0_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:15 %buf_2d_in_1_load = load i3 %buf_2d_in_1_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:16 %sext_ln47_1 = sext i16 %buf_2d_in_1_load

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:18 %buf_2d_in_2_load = load i3 %buf_2d_in_2_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:19 %sext_ln47_2 = sext i16 %buf_2d_in_2_load

]]></Node>
<StgValue><ssdm name="sext_ln47_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:20 %buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:21 %buf_2d_in_3_load = load i3 %buf_2d_in_3_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:24 %buf_2d_in_4_load = load i3 %buf_2d_in_4_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:25 %sext_ln47_4 = sext i16 %buf_2d_in_4_load

]]></Node>
<StgValue><ssdm name="sext_ln47_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:26 %buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:27 %buf_2d_in_5_load = load i3 %buf_2d_in_5_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:29 %buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:30 %buf_2d_in_6_load = load i3 %buf_2d_in_6_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:33 %buf_2d_in_7_load = load i3 %buf_2d_in_7_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:34 %sext_ln47_7 = sext i16 %buf_2d_in_7_load

]]></Node>
<StgValue><ssdm name="sext_ln47_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:43 %dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:47 %dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:48 %sext_ln31 = sext i15 %dct_coeff_table_1_load

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:49 %mul_ln31_1 = mul i29 %sext_ln47_1, i29 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:51 %dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:52 %sext_ln31_1 = sext i15 %dct_coeff_table_2_load

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:53 %mul_ln31_2 = mul i29 %sext_ln47_2, i29 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:55 %dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:59 %dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:60 %sext_ln31_3 = sext i15 %dct_coeff_table_4_load

]]></Node>
<StgValue><ssdm name="sext_ln31_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:61 %mul_ln31_4 = mul i29 %sext_ln47_4, i29 %sext_ln31_3

]]></Node>
<StgValue><ssdm name="mul_ln31_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:63 %dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:67 %dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:71 %dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:72 %sext_ln34 = sext i15 %dct_coeff_table_7_load

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:73 %mul_ln34 = mul i29 %sext_ln47_7, i29 %sext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:12 %buf_2d_in_0_load = load i3 %buf_2d_in_0_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:13 %sext_ln47 = sext i16 %buf_2d_in_0_load

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:21 %buf_2d_in_3_load = load i3 %buf_2d_in_3_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:22 %sext_ln47_3 = sext i16 %buf_2d_in_3_load

]]></Node>
<StgValue><ssdm name="sext_ln47_3"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:27 %buf_2d_in_5_load = load i3 %buf_2d_in_5_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:28 %sext_ln47_5 = sext i16 %buf_2d_in_5_load

]]></Node>
<StgValue><ssdm name="sext_ln47_5"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit.i:30 %buf_2d_in_6_load = load i3 %buf_2d_in_6_addr

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit.i:31 %sext_ln47_6 = sext i16 %buf_2d_in_6_load

]]></Node>
<StgValue><ssdm name="sext_ln47_6"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="14">
<![CDATA[
_Z6dct_1dPsS_.exit.i:44 %zext_ln31 = zext i14 %dct_coeff_table_0_load

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:45 %mul_ln31 = mul i29 %sext_ln47, i29 %zext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:49 %mul_ln31_1 = mul i29 %sext_ln47_1, i29 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:53 %mul_ln31_2 = mul i29 %sext_ln47_2, i29 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:56 %sext_ln31_2 = sext i15 %dct_coeff_table_3_load

]]></Node>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:57 %mul_ln31_3 = mul i29 %sext_ln47_3, i29 %sext_ln31_2

]]></Node>
<StgValue><ssdm name="mul_ln31_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:61 %mul_ln31_4 = mul i29 %sext_ln47_4, i29 %sext_ln31_3

]]></Node>
<StgValue><ssdm name="mul_ln31_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:64 %sext_ln31_4 = sext i15 %dct_coeff_table_5_load

]]></Node>
<StgValue><ssdm name="sext_ln31_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:65 %mul_ln31_5 = mul i29 %sext_ln47_5, i29 %sext_ln31_4

]]></Node>
<StgValue><ssdm name="mul_ln31_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit.i:68 %sext_ln31_5 = sext i15 %dct_coeff_table_6_load

]]></Node>
<StgValue><ssdm name="sext_ln31_5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:69 %mul_ln31_6 = mul i29 %sext_ln47_6, i29 %sext_ln31_5

]]></Node>
<StgValue><ssdm name="mul_ln31_6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:73 %mul_ln34 = mul i29 %sext_ln47_7, i29 %sext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="113" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:45 %mul_ln31 = mul i29 %sext_ln47, i29 %zext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:49 %mul_ln31_1 = mul i29 %sext_ln47_1, i29 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:53 %mul_ln31_2 = mul i29 %sext_ln47_2, i29 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:57 %mul_ln31_3 = mul i29 %sext_ln47_3, i29 %sext_ln31_2

]]></Node>
<StgValue><ssdm name="mul_ln31_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:61 %mul_ln31_4 = mul i29 %sext_ln47_4, i29 %sext_ln31_3

]]></Node>
<StgValue><ssdm name="mul_ln31_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:65 %mul_ln31_5 = mul i29 %sext_ln47_5, i29 %sext_ln31_4

]]></Node>
<StgValue><ssdm name="mul_ln31_5"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:69 %mul_ln31_6 = mul i29 %sext_ln47_6, i29 %sext_ln31_5

]]></Node>
<StgValue><ssdm name="mul_ln31_6"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:73 %mul_ln34 = mul i29 %sext_ln47_7, i29 %sext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:78 %add_ln34_6 = add i29 %mul_ln34, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:45 %mul_ln31 = mul i29 %sext_ln47, i29 %zext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:49 %mul_ln31_1 = mul i29 %sext_ln47_1, i29 %sext_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:53 %mul_ln31_2 = mul i29 %sext_ln47_2, i29 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="mul_ln31_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:57 %mul_ln31_3 = mul i29 %sext_ln47_3, i29 %sext_ln31_2

]]></Node>
<StgValue><ssdm name="mul_ln31_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:61 %mul_ln31_4 = mul i29 %sext_ln47_4, i29 %sext_ln31_3

]]></Node>
<StgValue><ssdm name="mul_ln31_4"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:65 %mul_ln31_5 = mul i29 %sext_ln47_5, i29 %sext_ln31_4

]]></Node>
<StgValue><ssdm name="mul_ln31_5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:69 %mul_ln31_6 = mul i29 %sext_ln47_6, i29 %sext_ln31_5

]]></Node>
<StgValue><ssdm name="mul_ln31_6"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:74 %add_ln34_2 = add i29 %mul_ln31_1, i29 %mul_ln31

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:75 %add_ln34_3 = add i29 %mul_ln31_2, i29 %mul_ln31_3

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:77 %add_ln34_5 = add i29 %mul_ln31_4, i29 %mul_ln31_5

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:78 %add_ln34_6 = add i29 %mul_ln34, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:79 %add_ln34_7 = add i29 %add_ln34_6, i29 %mul_ln31_6

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
for.inc18.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit.i:39 %zext_ln34_1 = zext i6 %add_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit.i:40 %row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="row_outbuf_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:41 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:74 %add_ln34_2 = add i29 %mul_ln31_1, i29 %mul_ln31

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:75 %add_ln34_3 = add i29 %mul_ln31_2, i29 %mul_ln31_3

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:76 %add_ln34_4 = add i29 %add_ln34_3, i29 %add_ln34_2

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:77 %add_ln34_5 = add i29 %mul_ln31_4, i29 %mul_ln31_5

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:79 %add_ln34_7 = add i29 %add_ln34_6, i29 %mul_ln31_6

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:80 %add_ln34_8 = add i29 %add_ln34_7, i29 %add_ln34_5

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit.i:81 %add_ln34 = add i29 %add_ln34_8, i29 %add_ln34_4

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6dct_1dPsS_.exit.i:82 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit.i:83 %store_ln34 = store i16 %trunc_ln2, i6 %row_outbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit.i:88 %br_ln28 = br void %DCT_Inner_Loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
